...
首页> 外文期刊>IEEE Journal of Solid-State Circuits >The design and implementation of a low-power clock-poweredmicroprocessor
【24h】

The design and implementation of a low-power clock-poweredmicroprocessor

机译:低功耗时钟供电微处理器的设计与实现

获取原文
获取原文并翻译 | 示例
           

摘要

We describe the design and implementation of a 16-bitnclock-powered microprocessor that dissipates only 2.9 mW at 15.8 MHznbased on laboratory measurements. Clock-powered logic (CPL) has beenndeveloped as a new approach for designing and building low-power VLSInsystems that exploit the benefits of supply-voltage-scaled static CMOSnand energy-recovery CMOS techniques. In CPL, the clock signals are ansource of ac power for the other large on-chip capacitive loads. Clocknamplitude and waveform shape combine to reduce power. By exploitingnenergy recovery and an energy-conserving clock driver, it is possible tonbuild ultra-low-power CMOS processors with this approach. We compare thenCPL approach with a conventional, fully dissipative approach for anprocessor with a similar ISA and VLSI architecture which was designednusing the same set of VLSI CAD tools. The simulation results indicatenthat the CPL microprocessor would dissipate 40% less power than thenconventional design
机译:我们根据实验室测量结果描述了一个16位时钟时钟供电的微处理器的设计和实现,该处理器在15.8 MHzn时仅耗散2.9 mW。时钟供电逻辑(CPL)已被开发为一种设计和构建低功耗VLSInsystem的新方法,该系统利用了电源电压规模的静态CMOSn和能量回收CMOS技术的优势。在CPL中,时钟信号是其他大型片上电容性负载的交流电源。时钟振幅和波形形状相结合以降低功耗。通过利用能量回收和节能时钟驱动器,可以使用这种方法来构建超低功耗CMOS处理器。我们将CPL方法与具有相同ISA和VLSI架构的处理器(使用相同的VLSI CAD工具集设计)的传统,完全耗散的方法进行了比较。仿真结果表明,CPL微处理器的功耗比常规设计少40%

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号