...
首页> 外文期刊>Journal of Low Power Electronics >Spatial Switching Data Coding Technique Analysis and Improvements for Interconnect Power Consumption Optimization
【24h】

Spatial Switching Data Coding Technique Analysis and Improvements for Interconnect Power Consumption Optimization

机译:空间开关数据编码技术分析及互连功耗优化改进

获取原文
获取原文并翻译 | 示例
           

摘要

It is currently an acknowledged fact that interconnects introduce delays and consume power and chip resources. To deal with these issues, data coding for interconnect power and timing optimization has been introduced. In today's Systems On Chip, some of these techniques are no longer efficient due to their codec complexity or to their experimentations that are not realistic anymore. Based on some realistic observations on interconnect delay and power estimation, previous works have introduced the Spatial Switching technique, which allows the reduction of delay and power consumption for on-chip buses. This paper deals with some Spatial Switching improvements and also explains how to obtain automatically the best results in terms of power consumption reduction with the Spatial Switching technique by using the Interconnect Explorer tool.
机译:当前公认的事实是,互连会引入延迟并消耗功率和芯片资源。为了解决这些问题,已经引入了用于互连功率和时序优化的数据编码。在当今的片上系统中,由于编解码器的复杂性或不再现实的实验,其中某些技术不再有效。基于对互连延迟和功率估计的一些实际观察,以前的工作已经引入了空间切换技术,该技术可以减少片上总线的延迟和功耗。本文介绍了一些空间切换方面的改进,并说明了如何通过使用互连浏览器工具自动使用空间切换技术在降低功耗方面获得最佳结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号