首页> 外文期刊>Journal of Low Power Electronics >Asymmetric Underlap Dual Material Gate DG-FET for Low Power Analog/RF Applications
【24h】

Asymmetric Underlap Dual Material Gate DG-FET for Low Power Analog/RF Applications

机译:低功耗模拟/ RF应用的不对称重叠双材料栅极DG-FET

获取原文
获取原文并翻译 | 示例
           

摘要

This paper presents a systematic comparative study on effect of asymmetric spacer, on Analog/RF performance of Asymmetric Underlap (ASYM-UDL) Dual Material Gate (DMG) DG NMOSFETs. The asymmetric spacer in ASYM-UDLDMG DG NMOSFETs is proposed for the first time and the performance improvement of the device is compared with the Symmetry Underlap (SYM-UDL) DMG DG NMOSFET having symmetric spacer. The performance of the devices is compared in relation to the analog/RF parameters, the on current (I_(on)), the transconductance (g_m), the transconductance generation factor (g_m/I_d), the intrinsic gain (g_mR_o), the intrinsic capacitances, the intrinsic resistances, the transport delay and the inductance. The analysis suggested that the average I_(on), g_m, and g_mR_o, increases by 62.150%, 53.113% and 30.837% respectively compared to the SYM-UDL DMG DG NMOSFET.
机译:本文对不对称间隔物对不对称下叠(ASYM-UDL)双材料栅极(DMG)DG NMOSFET的模拟/ RF性能的影响进行了系统的比较研究。首次提出了ASYM-UDLDMG DG NMOSFET中的非对称间隔物,并将该器件的性能改进与具有对称间隔物的对称下叠(SYM-UDL)DMG DG NMOSFET进行了比较。将器件的性能与模拟/ RF参数,导通电流(I_(on)),跨导(g_m),跨导生成因子(g_m / I_d),固有增益(g_mR_o),本征电容,本征电阻,传输延迟和电感。分析表明,与SYM-UDL DMG DG NMOSFET相比,平均I_(on),g_m和g_mR_o分别增加了62.150%,53.113%和30.837%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号