• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Computer physics communications >mAgic-FPU and MADE: A customizable VLIW core and the modular VLIW processor architecture description environment
【24h】

mAgic-FPU and MADE: A customizable VLIW core and the modular VLIW processor architecture description environment

机译：mAgic-FPU和MADE：可定制的VLIW内核和模块化VLIW处理器体系结构描述环境

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

mAgic-FPU is the architecture of a family of VLIW cores for configurable system level integration of floating and fixed point computing power. mAgic customization permits the designer to tune basic parameters, such as the computing power/memory access ratio of the core processor, the number of available arithmetic operation per cycle, the register file size and number of port, as well as of the number of arithmetic operators. The reconfiguration (e.g., of register file size and number of port, as well as of the number of arithmetic operators) is supported by the software environment MADE (Modular VLIW processor Architecture and Assembler Description Environment). MADE reads an architecture description file and produces a customized assembler-scheduler for the target VLIW architecture, configuring a general purpose VLIW optimizer-scheduler engine. The mAgic-FPU core architecture satisfies the requisite of portability among silicon foundries. The first members of the mAgic FPU core family architecture fit the requirements of 'Smart antenna for Adaptive Beam-Forming processing' and 'Physical sound Synthesis'. The first 1 GigaFlops mAgic core will run at 100 MHz within an area of 40 mm~2 in 0.25 μm ATMEL CMOS technology in first half 2002.
机译：mAgic-FPU是VLIW内核系列的体系结构，用于浮点和定点计算能力的可配置系统级集成。 mAgic定制允许设计人员调整基本参数，例如核心处理器的计算能力/内存访问率，每个周期可用的算术运算数，寄存器文件大小和端口数以及算术数操作员。软件环境MADE（模块化VLIW处理器体系结构和汇编程序描述环境）支持重新配置（例如寄存器文件大小和端口数量以及算术运算符数量）。 MADE读取体系结构描述文件，并为目标VLIW体系结构生成自定义的汇编程序-调度程序，从而配置通用的VLIW优化程序-调度程序引擎。 mAgic-FPU核心体系结构满足了硅代工厂之间可移植性的要求。 mAgic FPU核心系列架构的第一批成员符合“用于自适应波束形成处理的智能天线”和“物理声音合成”的要求。第一个1 GigaFlops mAgic内核将于2002年上半年采用0.25μmATMEL CMOS技术在40 mm〜2的面积内以100 MHz的频率运行。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号