A standard-blocker tolerant receiver front-end using noise-canceling LNA with passive N-path filter and variable pulse-width multi-phase clock generator

Ali Poursaadati Zinjanab; Mohammad Elmi; Ali Jalali

首页> 外文期刊>Analog Integrated Circuits and Signal Processing >A standard-blocker tolerant receiver front-end using noise-canceling LNA with passive N-path filter and variable pulse-width multi-phase clock generator

【24h】

A standard-blocker tolerant receiver front-end using noise-canceling LNA with passive N-path filter and variable pulse-width multi-phase clock generator

机译：使用具有无源N路径滤波器的噪声消除LNA和可变脉冲宽度多相时钟发生器的标准阻滞剂容差接收器前端

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

In this paper, input impedance characteristics of N-path filters is used to reject standard blockers at the input port of a receiver front-end. Due to using variable capacitors in the multiphase LO generator, the results of each performance parameter of the design shows a slight change in value at the whole of frequency range. The receiver NF is about 2.45?dB at 1?GHz switching frequency. The proposed receiver front-end is analyzed and is simulated at the schematic level using CMOS 90?nm technology with a 1.5?V supply voltage.

机译：在本文中，N路径滤波器的输入阻抗特性用于拒绝接收器前端的输入端口处的标准阻挡器。由于使用多相LO发生器中的可变电容，设计的每个性能参数的结果显示了整个频率范围内的值略有变化。接收器NF为1？GHz开关频率为约2.45Ωdb。分析所提出的接收器前端，并使用CMOS 90Δnm技术在5.5Ω·V电源电压下模拟示意图。

著录项

来源
《Analog Integrated Circuits and Signal Processing》 |2018年第3期|共13页
作者
Ali Poursaadati Zinjanab; Mohammad Elmi; Ali Jalali;
展开▼
作者单位

Microelectronic Laboratory Department of Electrical Engineering Shahid Beheshti University;

Microelectronic Laboratory Department of Electrical Engineering Shahid Beheshti University;

Microelectronic Laboratory Department of Electrical Engineering Shahid Beheshti University;

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类半导体集成电路（固体电路）;
关键词
Wideband receiver front-end; Noise-cancelation; N-path filter; Input impedance matching; Multi-phase clock generator; Variable capacitor;

机译：宽带接收器前端;降噪;N路径滤波器;输入阻抗匹配;多相时钟发生器;可变电容器;

相似文献

外文文献
中文文献
专利

1. A standard-blocker tolerant receiver front-end using noise-canceling LNA with passive N-path filter and variable pulse-width multi-phase clock generator [J] . Ali Poursaadati Zinjanab, Mohammad Elmi, Ali Jalali Analog Integrated Circuits and Signal Processing . 2018,第3期

机译：使用具有无源N路径滤波器的噪声消除LNA和可变脉冲宽度多相时钟发生器的标准阻滞剂容差接收器前端
2. Analysis and Design of N-Path Filter Offset Tuning in a 0.7–2.7-GHz Receiver Front-End [J] . Ostman K.B., Englund M., Viitala O., Circuits and Systems I: Regular Papers, IEEE Transactions on . 2015,第1期

机译：0.7-2.7 GHz接收机前端中的N路径滤波器失调调谐的分析和设计
3. A 2.5-GHz Receiver Front-End With $Q$-Boosted Post-LNA $N$-Path Filtering in 40-nm CMOS [J] . Ostman K.B., Englund M., Viitala O., Microwave Theory and Techniques, IEEE Transactions on . 2014,第9期

机译：具有 $ Q $ 增强后的LNA的2.5 GHz接收器前端 < tex Notation =“ TeX”> $ N $ -40纳米CMOS中的路径过滤
4. A 6 GHz 130 nm CMOS Harmonic Recombination RF Receiver Front-End Using N-Path Filtering [C] . Nakisa Shams, Arash Abbasi, Frederic Nabki IEEE International New Circuits and Systems Conference . 2020

机译：使用N路径滤波的6 GHz 130 nm CMOS谐波重组RF接收机前端
5. A low-power 2.4-GHz receiver front-end with a complementary series feedback LNA and a current-reused passive down-converter based on gm-boosted TIA for WSN applications [O] . Dezheng Zhu, Yuxuan Wang, Chenglei Peng, 2020

机译：低功耗2.4-GHz接收器前端，具有互补的串联反馈LNA和基于GM-Boosted TIA的电流重复使用的被动下变频器，适用于WSN应用

A standard-blocker tolerant receiver front-end using noise-canceling LNA with passive N-path filter and variable pulse-width multi-phase clock generator

摘要

著录项

相似文献

相关主题

期刊订阅