...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Measurement >FPGA implementation of a wireless sensor node with built-in security coprocessors for secured key exchange and data transfer
【24h】

FPGA implementation of a wireless sensor node with built-in security coprocessors for secured key exchange and data transfer

机译：FPGA实现具有内置安全协处理器的无线传感器节点，用于安全密钥交换和数据传输

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

The technological advances in wireless sensor nodes and the appearance of the Internet of Things (IoT) concept have reinforced interest in wireless sensor networks (WSN), as one of the basic elements, the IoT relies on Bhoyar et al. (2019) [1]. However, the security of data exchanged between nodes, which are susceptible to several types of attack, is still one of the challenges WSNs face. The aim of this work is to design and implement, in a field-programmable gate array (FPGA) circuit, a wireless sensor node with some customised built-in coprocessors to make data transfer and key-exchange operations secure and, especially, faster. These coprocessors allow us to establish secure communication using symmetric and asymmetric cryptography. In addition, we implement a reliable key-exchange protocol, to authenticate a new node before sharing the symmetric encryption key with it. This key exchange is based on the Diffie Hellman protocol, and enhanced with a lightweight defence mechanism against man-in-the-middle (MITM) attacks. The implemented security coprocessors are: the Advanced Encryption Standard (AES-128), to perform the symmetric cryptography; elliptic-curve cryptography (ECC-163), to perform elliptic-curves operations for asymmetric cryptography; and a secure hash algorithm (SHA-256), to perform a hash function that can be used for digital signature, authentication, and random-keys generation. All these coprocessors are supervised by the soft-core processor MicroBlaze. The hardware implementation of these algorithms makes their execution times shorter, which allows us to reduce the time needed for key exchange significantly to less than 12 ms and to accelerate the data encryption. The developed wireless node is equipped with the nRF24L01 + 2.4 GHz transceiver module, implemented and tested in an Artix-7 XC7A35T FPGA with a maximum resources consumption of less than 55%. (C) 2019 Elsevier Ltd. All rights reserved.
机译：无线传感器节点的技术进步和物联网的外观（IOT）概念对无线传感器网络（WSN）的增强兴趣，作为基本元素之一，IOT依赖于Bhoyar等人。 （2019）[1]。然而，易受若干类型攻击的节点之间交换的数据的安全性仍然是WSNS​​面部的挑战之一。这项工作的目的是在现场可编程门阵列（FPGA）电路中设计和实施，具有一些定制内置协处理器的无线传感器节点，以使数据传输和密钥交换操作安全，尤其更快。这些协处理器允许我们使用对称和非对称密码学建立安全通信。此外，我们实现了可靠的密钥交换协议，在共享对称加密密钥之前验证新节点。该关键交换基于Diffie Hellman协议，并通过对中间人（MITM）攻击的轻量级防御机制增强。实现的安全协商师是：高级加密标准（AES-128），以执行对称密码学;椭圆形曲线密码（ECC-163），对非对称密码学进行椭圆曲线操作;和安全的哈希算法（SHA-256），用于执行可用于数字签名，身份验证和随机键生成的散列函数。所有这些协处理器都由软芯处理器微毛进行监督。这些算法的硬件实现使得其执行时间更短，这使我们能够减少密钥交换所需的时间，以小于12 ms并加速数据加密。开发的无线节点配备了NRF24L01 + 2.4 GHz收发器模块，在ARTIX-7 XC7A35T FPGA中实现和测试，最大资源消耗量小于55％。 （c）2019年elestvier有限公司保留所有权利。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号