...
首页> 外文期刊>電子情報通信学会技術研究報告. 超伝導エレクトロニクス >Methodology for Automating Data Feedback Circuit Synthesis for a 4-bit Counter in Adiabatic Quantum-Flux-Parametron Logic
【24h】

Methodology for Automating Data Feedback Circuit Synthesis for a 4-bit Counter in Adiabatic Quantum-Flux-Parametron Logic

机译:用于自动化数据反馈电路在绝热量子 - 通量 - Parametron逻辑中为4位计数器进行数据反馈电路合成的方法

获取原文
获取原文并翻译 | 示例
           

摘要

Adiabatic quantum-flux-parametron (AQFP) logic is one kind of superconducting logic family spotlighted as a technological foundation for developing extremely low-energy computers. Although AQFP circuits have the advantage of low energy consumption, it is not directly possible to apply CMOS EDA tools for generating AQFP circuits due to fundamental circuit structural differences. We have been developing a top-down tool for AQFP logic circuits to solve this problem. A recent study demonstrated that the developed top-down tool can generate combinational logic circuits automatically which indicates that the AQFP design environment has been improving gradually. As a next step, we are aiming to establish a methodology for the top-down design of circuits including those with feedback loops, thus fully supporting both combinational and sequential logic designs. In this thesis, we show how to synthesize clock-synchronized sequential circuits while considering the structural differences between CMOS and AQFP logic.
机译:绝热量子 - 磁通 - 序景(AQFP)逻辑是一种超导逻辑系列,被认为是开发极低能量电脑的技术基础。尽管AQFP电路具有低能耗的优点,但由于基本电路结构差异,不可直接应用用于产生AQFP电路的CMOS EDA工具。我们一直在开发一个用于AQFP逻辑电路的自上而下的工具来解决这个问题。最近的一项研究表明,开发的自上而下工具可以自动产生组合逻辑电路,这表明AQFP设计环境逐渐提高。作为下一步,我们旨在建立一种用于自上而下的电路设计的方法,包括具有反馈循环的电路,从而完全支持组合和顺序逻辑设计。在本文中,我们展示了如何在考虑CMOS和AQFP逻辑之间的结构差异时综合时钟同步的顺序电路。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号