首页> 外文期刊>Analog Integrated Circuits and Signal Processing >A low-power 2nd-order CT delta-sigma modulator with a single operational amplifier
【24h】

A low-power 2nd-order CT delta-sigma modulator with a single operational amplifier

机译:具有单个运算放大器的低功耗二阶CTΔ-Σ调制器

获取原文
获取原文并翻译 | 示例
           

摘要

We present a 2nd-order 4-bit continuous-time (CT) delta-sigma modulator (DSM) employing a 2nd-order loop filter with a single operational amplifier. This choice strongly reduces the power consumption, since operational amplifiers are the most power hungry blocks in the DSM. The DSM has been implemented in a 65 nm CMOS process, where it occupies an area of 0.08 mm~2. It achieves an SNDR of 64 dB over a 500 kHz signal bandwidth with an oversampling ratio of 16. The power consumption is 76 μW from a 800 mV power supply. The DSM figure-of-merit is 59 fJ/conversion. The CT DSM is well suited for the receiver of an ultra-low-power radio.
机译:我们提出了一个2阶4位连续时间(CT)Δ-Σ调制器(DSM),该调制器采用具有单个运算放大器的2阶环路滤波器。这种选择极大地降低了功耗,因为运算放大器是DSM中功耗最大的模块。 DSM已在65 nm CMOS工艺中实现,其面积为0.08 mm〜2。它在500 kHz信号带宽上实现了64 dB的SNDR,过采样比为16。800mV电源的功耗为76μW。 DSM品质因数为59 fJ /转换。 CT DSM非常适合超低功耗无线电的接收器。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号