首页> 外文期刊>Applied optics >Impact of gate fan-in and fan-out limits on optoelectronic digital circuits
【24h】

Impact of gate fan-in and fan-out limits on optoelectronic digital circuits

机译:栅极扇入和扇出限制对光电数字电路的影响

获取原文
获取原文并翻译 | 示例
           

摘要

The impact of gate fan-in and fan-out limits on digital circuit delay is discussed with a set of benchmark circuits. This research presents the advantages of exploiting the ability of optoelectronic gates to perform both logic operations and optical interconnections with systematic optimization. It is possible for gate-level optical interconnected optoelectronic circuits to compete with their pure silicon counterparts in terms of the combinational circuit delay and system clock rate. # 1997 Optical Society of America
机译:利用一组基准电路讨论了门扇入和扇出限制对数字电路延迟的影响。这项研究提出了利用光电门通过系统优化来执行逻辑运算和光学互连的能力的优势。栅极级光互连光电电路有可能在组合电路延迟和系统时钟速率方面与它们的纯硅同类产品竞争。 #1997美国眼镜学会

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号