Low Voltage and High Speed Dual-Modulus Prescaler with E-TSPC Technology for Frequency Synthesizer

Xiang Hongyong; Wang Chunhua; Guo Xiaorong; Xia Zanming

首页> 外文期刊>National Academy Science Letters >Low Voltage and High Speed Dual-Modulus Prescaler with E-TSPC Technology for Frequency Synthesizer

【24h】

Low Voltage and High Speed Dual-Modulus Prescaler with E-TSPC Technology for Frequency Synthesizer

机译：采用E-TSPC技术的低压高速双模预分频器，用于频率合成器

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

In this paper, a new extended true-single-phase-clock (E-TSPC) based divide-by-2/3 prescaler is proposed for low supply voltage and low power consumption applications. By using pass transistor logic and changing the logic gates, the critical path between the E-TSPC flip-flops has been reduced. Prescaler is designed by Cadence in chartered 0.18 A mu m CMOS process. Simulation results show that proposed dual-modulus prescaler can work up to 3.9 GHz under 0.9 V supply voltage with 226 A mu W power consumption and it is suitable for low power and high speed frequency synthesizer in wireless communication system.

机译：本文针对低电源电压和低功耗应用，提出了一种基于扩展的真单相时钟（E-TSPC）的2/3分频器。通过使用传输晶体管逻辑并更改逻辑门，E-TSPC触发器之间的关键路径已减少。预分频器是由Cadence在特许的0.18 Aμm CMOS工艺中设计的。仿真结果表明，所提出的双模预分频器在0.9 V电源电压下可以工作至3.9 GHz，功耗为226 A mu W，适用于无线通信系统中的低功耗和高速频率合成器。

著录项

来源
《National Academy Science Letters》 |2015年第3期|共5页
作者
Xiang Hongyong; Wang Chunhua; Guo Xiaorong; Xia Zanming;
展开▼
作者单位

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类自然科学总论;
关键词
Low voltage; E-TSPC; Frequency synthesizer; CMOS;

机译：低压;E-TSPC;频率合成器;CMOS;

相似文献

外文文献
中文文献
专利

1. Low Voltage and High Speed Dual-Modulus Prescaler with E-TSPC Technology for Frequency Synthesizer [J] . Xiang Hongyong, Wang Chunhua, Guo Xiaorong, National Academy Science Letters . 2015,第3期

机译：采用E-TSPC技术的低压高速双模预分频器，用于频率合成器
2. High-speed architecture for a programmable frequency divider and a dual-modulus prescaler [J] . Larsson P. IEEE Journal of Solid-State Circuits . 1996,第5期

机译：可编程分频器和双模预分频器的高速架构
3. A High-Speed Low-Power Divide-by-3/4 Prescaler using E-TSPC Logic DFFs [J] . Tianchen Shen, Jiabing Liu, Chunyi Song, Electronics . 2019,第5期

机译：使用E-TSPC逻辑DFF的高速低功耗3/4分频器
4. Design and testing issues of a high-speed SOI CMOS dual-modulus prescaler for radiation tolerant frequency synthesizers [C] . D.I. Sotskov, V.V. Elesin, K.M. Amburkin, 2017 IEEE 30th International Conference on Microelectronics . 2017

机译：耐辐射频率合成器的高速SOI CMOS双模预分频器的设计和测试问题
5. Low Voltage and Low Power Circuit Techniques for CMOS RF Frequency Synthesizer Application. [D] . Li, Wei. 2013

机译：CMOS RF频率合成器应用的低电压和低功率电路技术。
6. Hardware Implementation of 32-Bit High-Speed Direct Digital Frequency Synthesizer [O] . Salah Hasan Ibrahim, Sawal Hamid Md. Ali, Md. Shabiul Islam -1

机译：32位高速直接数字频率合成器的硬件实现
7. CMOS dual-modulus prescaler design for RF frequency synthesizer applications. [O] . 2005

机译：CmOs双模预分频器设计，适用于RF频率合成器应用。
8. Low Wind Speed Technology Phase II: Investigation of the Application of Medium-Voltage Variable-Speed Drive Technology to Improve the Cost of Energy from Low Wind Speed Turbines; Behnke, Erdman and Whitaker Engineering, Inc. [R] . 2006

机译：低风速技术第二阶段：研究中压变速驱动技术在提高低风速涡轮机能源成本方面的应用; Behnke，Erdman和Whitaker Engineering，Inc。

Low Voltage and High Speed Dual-Modulus Prescaler with E-TSPC Technology for Frequency Synthesizer

摘要

著录项

相似文献

相关主题

期刊订阅