首页> 外国专利> GAIN CELL EMBEDDED DRAM IN FULLY DEPLETED SILICON-ON-INSULATOR TECHNOLOGY

GAIN CELL EMBEDDED DRAM IN FULLY DEPLETED SILICON-ON-INSULATOR TECHNOLOGY

机译:完全耗尽型绝缘硅技术中的增益单元嵌入式DRAM

摘要

An FD-SOI GC-ed RAM gain cell includes: a write bit line terminal connected to a WBL; a read bit line terminal connected to a RBL; a write trigger terminal connected to a WWL, for inputting a write trigger signal; a read trigger terminal put connected to a RWL, for inputting a read trigger signal; at least one body voltage terminal connected to a respective body voltage; and multiple FD-SOI transistors. The FD-SOI transistors are interconnected to form a storage node for retaining a data signal. The bodies of at least two of the transistors are coupled in a single well to a body voltage terminal. The write trigger signal triggers writing an input data signal from the write bit line terminal to the storage node and the read trigger signal triggers outputting the retained data signal from the storage node to the read bit line terminal.
机译:FD-SOI GC-ed RAM增益单元包括:连接到WBL的写位线端子;连接到RBL的读取位线端子;连接到WWL的写触发端子,用于输入写触发信号;连接到RWL的读取触发端子,用于输入读取触发信号;至少一个人体电压端子连接到各自的人体电压;以及多个FD-SOI晶体管。 FD-SOI晶体管互连以形成用于保持数据信号的存储节点。至少两个晶体管的主体在单个阱中耦合到主体电压端子。写入触发信号触发从写入位线端子向存储节点写入输入数据信号,读取触发信号触发从存储节点向读取位线端子输出保留数据信号。

著录项

  • 公开/公告号WO2020012470A1

    专利类型

  • 公开/公告日2020-01-16

    原文格式PDF

  • 申请/专利权人 BAR-ILAN UNIVERSITY;

    申请/专利号WO2019IL50764

  • 发明设计人 GITERMAN ROBERT;TEMAN ADAM;

    申请日2019-07-09

  • 分类号G11C11;G11C11/403;G11C7/10;

  • 国家 WO

  • 入库时间 2022-08-21 11:13:50

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号