首页> 外国专利> Semiconductor Epitaxy Bordering Isolation Structure

Semiconductor Epitaxy Bordering Isolation Structure

机译:半导体外延边界隔离结构

摘要

A method includes providing a semiconductor structure having an active region and an isolation structure adjacent to the active region, the active region having source and drain regions sandwiching a channel region for a transistor, the semiconductor structure further having a gate structure over the channel region. The method further includes etching a trench in one of the source and drain regions, wherein the trench exposes a portion of a sidewall of the isolation structure, epitaxially growing a first semiconductor layer in the trench, epitaxially growing a second semiconductor layer over the first semiconductor layer, changing a crystalline facet orientation of a portion of a top surface of the second semiconductor layer by an etching process, and epitaxially growing a third semiconductor layer over the second semiconductor layer after the changing of the crystalline facet orientation.
机译:一种方法包括提供具有有源区和与有源区相邻的隔离结构的半导体结构,有源区具有将晶体管的沟道区夹在中间的源极和漏极区,该半导体结构还具有在沟道区上方的栅极结构。该方法还包括在源极和漏极区域之一中蚀刻沟槽,其中沟槽暴露出隔离结构的侧壁的一部分,在沟槽中外延生长第一半导体层,在第一半导体之上外延生长第二半导体层。在第二层中,通过蚀刻工艺改变第二半导体层的顶表面的一部分的晶面取向,并且在改变晶面取向之后在第二半导体层上外延生长第三半导体层。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号