首页>
外国专利>
Efficient reduction of resources for the simulation of fermionic Hamiltonians on quantum hardware
Efficient reduction of resources for the simulation of fermionic Hamiltonians on quantum hardware
展开▼
机译：在量子硬件上有效减少用于模拟费米子哈密顿量的资源
展开▼
页面导航
摘要
著录项
相似文献
摘要
A technique relates to reducing qubits required on a quantum computer. A Fermionic system is characterized in terms of a Hamiltonian. The Fermionic system includes Fermions and Fermionic modes with a total number of 2M Fermionic modes. The Hamiltonian has a parity symmetry encoded by spin up and spin down parity operators. Fermionic modes are sorted such that the first half of 2M modes corresponds to spin up and the second half of 2M modes corresponds to spin down. The Hamiltonian and the parity operators are transformed utilizing a Fermion to qubit mapping that transforms parity operators to a first single qubit Pauli operator on a qubit M and a second single qubit Pauli operator on a qubit 2M. The qubit M having been operated on by the first single qubit Pauli operator and the qubit 2M having been operated on by the second single qubit Pauli operator are removed.
展开▼
