首页> 外国专利> FinFET CMOS Method of providing source and drain doping for CMOS architecture including finFET and semiconductor devices so formed

FinFET CMOS Method of providing source and drain doping for CMOS architecture including finFET and semiconductor devices so formed

机译:FinFET CMOS为包括finFET和如此形成的半导体器件的CMOS体系结构提供源极和漏极掺杂的方法

摘要

Provided is a method for providing a semiconductor device, in which a doped semiconductor layer is deposited on a semiconductor underlayer, at least a portion of the semiconductor underlayer is exposed for the doped semiconductor layer, a dopant for the doped semiconductor layer is selected from a p-type dopant and an n-type dopant, an ultraviolet-assisted low temperature anneal of the doped semiconductor layer is performed in an ambient, the ambient is selected from an oxidizing ambient and a nitriding ambient, the oxidizing ambient is used for the n-type dopant, the nitriding ambient is used for the p-type dopant, a sacrificial layer is formed by the doped semiconductor layer during the ultraviolet-assisted low temperature anneal, and the dopant is driven into at least one portion of the semiconductor underlayer from the doped semiconductor layer by the ultraviolet-assisted low temperature anneal, thereby forming a doped semiconductor underlayer and removing the sacrificial layer.
机译:提供一种用于提供半导体器件的方法,其中,将掺杂的半导体层沉积在半导体底层上,暴露出至少一部分半导体底层以用于掺杂的半导体层,用于掺杂的半导体层的掺杂剂选自:在环境中进行p型掺杂剂和n型掺杂剂的掺杂半导体层的紫外线辅助低温退火,该环境选自氧化性环境和氮化性环境,该氧化性环境用于n -型掺杂剂,将氮化环境用作p-型掺杂剂,在紫外线辅助的低温退火期间由掺杂的半导体层形成牺牲层,并且将掺杂剂从其中驱入至少一部分半导体底层中通过紫外线辅助低温退火,形成掺杂的半导体层,从而形成掺杂的半导体底层并去除牺牲层。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号