首页> 外国专利> Testing electronic memories based on fault and test algorithm periodicity

Testing electronic memories based on fault and test algorithm periodicity

机译:根据故障和测试算法周期性测试电子存储器

摘要

An integrated circuit includes a memory and a memory test circuit, which when invoked to test the memory, is configured to generate one or more March tests applied to the memory. The memory test circuit is further configured to construct a table including a first index, a second index, and a first March test of the one or more March tests. The first index is associated with one or more families each characterized by a different length of the one or more March tests. The second index is associated with one or more mechanisms each characterized by a different property of the one or more March tests. The memory test circuit is further configured to generate a second March test from the first March test.
机译:一种集成电路,包括存储器和存储器测试电路,所述存储器测试电路在被调用以测试所述存储器时被配置为生成应用于所述存储器的一个或多个三月测试。存储器测试电路还被配置为构造表,该表包括一个或多个March测试的第一索引,第二索引和第一March测试。第一个索引与一个或多个家庭相关,每个家庭的特征在于一个或多个三月测试的长度不同。第二个索引与一个或多个机制相关联,每个机制的特征在于一个或多个March测试的不同属性。存储器测试电路还被配置为从第一次进行曲测试产生第二次进行曲测试。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号