首页> 外国专利> Assessment and verification of hardware requirements for multi-stage field programmable gate arrays in airborne electronic systems

Assessment and verification of hardware requirements for multi-stage field programmable gate arrays in airborne electronic systems

机译:评估和验证机载电子系统中多级现场可编程门阵列的硬件要求

摘要

A method of verifying a field programmable gate array (12) for use in an integrated system (18) includes selecting, from a set of requirements of the field programmable gate array (12), a first subset of the requirements that are not influenced by dynamics of the integrated system (18), selecting, from the set of requirements of the field programmable gate array (12), a second subset of the requirements that are influenced by the dynamics of the integrated system (18), executing a hardware test on the field programmable gate array (12) using a chip tester (28) that verifies the first subset of the requirements and executing a hardware test on the field programmable gate array (12) to verify the second subset of the requirements while the field programmable gate array (12) is installed within the integrated system (18).
机译:一种验证用于集成系统(18)中的现场可编程门阵列(12)的方法,包括从现场可编程门阵列(12)的一组需求中选择不受其影响的第一需求子集。集成系统(18)的动态特性,从现场可编程门阵列(12)的一组需求中选择受集成系统(18)的动态特性影响的第二部分需求,执行硬件测试使用芯片测试仪(28)在现场可编程门阵列(12)上验证需求的第一子集,并在现场可编程门阵列(12)上执行硬件测试以验证需求的第二子集,同时现场可编程门阵列(12)安装在集成系统(18)内。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号