首页>
外国专利>
SHARED CIRCUIT CONFIGURATIONS FOR BOOTSTRAPPED SAMPLE AND HOLD CIRCUITS IN A TIME-INTERLEAVED ANALOG TO DIGITAL CONVERTER
SHARED CIRCUIT CONFIGURATIONS FOR BOOTSTRAPPED SAMPLE AND HOLD CIRCUITS IN A TIME-INTERLEAVED ANALOG TO DIGITAL CONVERTER
展开▼
机译：经过时间间隔模拟到数字转换器的自举样品和保持电路的共享电路配置
展开▼
页面导航
摘要
著录项
相似文献
摘要
In a time-interleaved Analog to Digital Converter, circuit components and capacitances may be shared among a plurality of sample and hold circuits in each of two sets. The two shared circuits alternate, on different half-periods of a master clock signal, between charging a capacitance and sampling an input in an overlapping manner such that one is charging while the other is sampling. One sample and hold circuit is activated during each successive half-period (following a charging half-period) by independent, sequential, non-overlapping clocking signals. To improve SNDR, at least one switch is bootstrapped by driving its gate terminal with the voltage of a capacitor configured between the gate and the input signal. By sharing at least some components among multiple sample and hold circuits, the number of gates driven by clock signals is reduced, reducing clock distribution and calibration complexity, and the circuit area is reduced.
展开▼
