首页> 外国专利> Systems and methods for minimizing static leakage of an integrated circuit

Systems and methods for minimizing static leakage of an integrated circuit

机译:用于最小化集成电路的静态泄漏的系统和方法

摘要

To minimize static leakage of an integrated circuit, a charge pump generates a negative voltage to be applied to a 'sleep' transistor cascaded to a logic gate of the integrated circuit. An adaptive leakage controller determines continuously or periodically whether to adjust the negative voltage to minimize the static leakage. A negative voltage regulator adjusts the negative voltage depending on the determination. Some embodiments determine whether to adjust the negative voltage by monitoring one or more parameters of the sleep transistor. Some embodiments determine whether to adjust the negative voltage by monitoring one or more parameters of an emulated sleep transistor.
机译:为了使集成电路的静态泄漏最小化,电荷泵产生负电压,以施加到级联到集成电路的逻辑门的“睡眠”晶体管上。自适应泄漏控制器连续或定期确定是否要调整负电压以最大程度地减少静态泄漏。负电压调节器根据确定值来调节负电压。一些实施例通过监视睡眠晶体管的一个或多个参数来确定是否调整负电压。一些实施例通过监视仿真的睡眠晶体管的一个或多个参数来确定是否调整负电压。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号