CORRELATION-BASED BACKGROUND CALIBRATION FOR REDUCING INTER-STAGE GAIN ERROR AND NON-LINEARITY IN PIPELINED ANALOG-TO-DIGITAL CONVERTERS

• 1. 用于减低流水线式模数转换器中的级间增益误差和非线性的基于关联的背景校准 [P] . 中国专利： CN104067521B . 2017.11.07
• 2. 用于减低流水线式模数转换器中的级间增益误差和非线性的基于关联的背景校准 [P] . 中国专利： CN104067521A . 2014-09-24
• 3. CORRELATION-BASED BACKGROUND CALIBRATION FOR REDUCING INTER-STAGE GAIN ERROR AND NON-LINEARITY IN PIPELINED ANALOG-TO-DIGITAL CONVERTERS [P] . EP2781028B1 . 2021-07-14

  机译： 基于相关的背景校准，用于减少流水线模数转换器中的级间增益误差和非线性

• 4. Correlation-based background calibration for reducing inter-stage gain error and non-linearity in pipelined analog-to-digital converters [P] . 美国专利： US8723707B2 . 2014-05-13

  机译： 基于相关的背景校准，可减少流水线模数转换器的级间增益误差和非线性

• 5. CORRELATION-BASED BACKGROUND CALIBRATION FOR REDUCING INTER-STAGE GAIN ERROR AND NON-LINEARITY IN PIPELINED ANALOG-TO-DIGITAL CONVERTERS [P] . 欧洲知识产权局专利： EP2781028A1 . 2014-09-24

  机译： 用于减少流水线模拟-数字转换器的级间增益误差和非线性的基于相关性的背景校准

• 1. Optimization of Power Dissipation in Pipelined Analog-to-Digital Converter [J] . 徐江涛, 姚素英, 赵毅强, 天津大学学报（英文版） . 2004,第004期
• 2. Sensor array calibration for uniform rectangular array in presence of mutual coupling and sensor gain-and-phase errors [J] . 王鼎, 姚晖, 吴瑛 中南大学学报（英文版） . 2014,第006期
• 3. Background calibration of operational amplifier gain error in pipelined A/D converters [J] . Ali A.M.A., Nagaraj K. IEEE Transactions on Circuits and Systems. II, Express Briefs . 2003,第9期
• 4. The Effect from Finite DC Gain and Gain-Bandwidth of an Op-amp on Pipelined Analog-to-Digital Converter Errors [J] . Alexander Korotkov, Ivan Piatak Indian Journal of Science and Technology . 2016,第4期
• 5. The Effect from Finite DC Gain and Gain-Bandwidth of an Op-amp on Pipelined Analog-to-Digital Converter Errors [J] . Alexander Korotkov, Ivan Piatak Indian Journal of Science and Technology . 2016,第4期
• 6. Reducing Signal Swing Overheads to Only 8 in Background 3rd-Order Inter-Stage Gain Error Calibration for Pipeline ADCs [C] . Zekun Yang, Pei Yang, Xiumei Yin, IEEE International Symposium on Circuits and Systems . 2021
• 7. Background digital calibration for interstage gain errors and memory effects in pipelined analog-to-digital converters. [D] . Keane, John Patrick. 2004
• 8. Gain-Phase Errors Calibration for a Linear Array Based on Blind Signal Separation [O] . Zheng Dai, Weimin Su, Hong Gu 2020
• 9. Digital Background Calibration for Memory Effects in Pipelined Analog-to-Digital Converters [O] . John P. Keane, Paul J. Hurst, Stephen H. Lewis 2008

• 1. A Digital Background Calibration Technique for Successive Approximation Register Analog-to-Digital Converter [J] . Ling Du ,Ning Ning ,Shuangyi Wu . 电脑和通信（英文） . 2013,第6期
• 2. A 1.5 bit/s Pipelined Analog-to-Digital Converter Design with Independency of Capacitor Mismatch [J] . 李丹 ,戎蒙恬 ,毛军发 . 上海交通大学学报：英文版 . 2007,第4期
• 3. Sensor array calibration for uniform rectangular array in presence of mutual coupling and sensor gain-and-phase errors [J] . 王鼎 ,姚晖 ,吴瑛 . 中南大学学报 . 2014,第006期
• 4. 一种基于QHCF模型的模数转换器积分非线性误差校准算法 [A] . 王栋 . 2016