j)i j-th bit and a functional logic structure for generation of a converted carry argument (0j+1→); (j+1)-th bit.;EFFECT: higher efficiency of the process of converting arguments during generation of serial ripple carry.;6 cl"/>
METHOD OF ACTIVATING ARGUMENT (0<Sub>j+1</Sub>→)<Sub>i</Sub> OF ANALOGUE SIGNAL OF CONDITIONAL «j+1» BIT AND ARGUMENT (0<Sub>j</Sub>→)<Sub>i</Sub> OF ANALOGUE SIGNAL OF CONDITIONAL «j» BIT OF SERIAL RIPPLE CARRY f<Sub>1,2</Sub>(←←)<Sup>±0</Sup> FOR CONVERTING STRUCTURE OF POSITIONAL-SIGN ARGUMENTS <Sup>±</Sup>n<Sub>j</Sub>f(+/-) OF ANALOGUE SIGNALS IN CONDITIONAL «i» «MINIMISATION ZONE» INTO MINIMISED POSITIONAL SIGN STRUCTURE <Sup>±</Sup>n<Sub>j</Sub>f(+/-)<Sub>min</Sub> OF ANALOGUE SIGNALS AND FUNCTIONAL STRUCTURE FOR IMPLEMENTATION THEREOF (VERSIONS OF RUSSIAN LOGIC)
首页>
外国专利>
METHOD OF ACTIVATING ARGUMENT (0j+1→)i OF ANALOGUE SIGNAL OF CONDITIONAL «j+1» BIT AND ARGUMENT (0j→)i OF ANALOGUE SIGNAL OF CONDITIONAL «j» BIT OF SERIAL RIPPLE CARRY f1,2(←←)±0 FOR CONVERTING STRUCTURE OF POSITIONAL-SIGN ARGUMENTS ±njf(+/-) OF ANALOGUE SIGNALS IN CONDITIONAL «i» «MINIMISATION ZONE» INTO MINIMISED POSITIONAL SIGN STRUCTURE ±njf(+/-)min OF ANALOGUE SIGNALS AND FUNCTIONAL STRUCTURE FOR IMPLEMENTATION THEREOF (VERSIONS OF RUSSIAN LOGIC)
METHOD OF ACTIVATING ARGUMENT (0j+1→)i OF ANALOGUE SIGNAL OF CONDITIONAL «j+1» BIT AND ARGUMENT (0j→)i OF ANALOGUE SIGNAL OF CONDITIONAL «j» BIT OF SERIAL RIPPLE CARRY f1,2(←←)±0 FOR CONVERTING STRUCTURE OF POSITIONAL-SIGN ARGUMENTS ±njf(+/-) OF ANALOGUE SIGNALS IN CONDITIONAL «i» «MINIMISATION ZONE» INTO MINIMISED POSITIONAL SIGN STRUCTURE ±njf(+/-)min OF ANALOGUE SIGNALS AND FUNCTIONAL STRUCTURE FOR IMPLEMENTATION THEREOF (VERSIONS OF RUSSIAN LOGIC)
展开▼
机译：条件“ j + 1”位和参数（0 j →）的模拟信号的参数（0 j + 1 →） i 的激活方法序列波纹的条件«j»位的模拟信号的 i f 1,2 （←←）±0 用于转换结构将条件«i»«最小化区域»中的模拟信号的位置符号参数± [n j ] f（+/-）转换为最小位置符号结构± [n j ] f（+/-） min 模拟信号及其实现的功能结构（俄罗斯逻辑版本）
展开▼
页面导航
摘要
著录项
相似文献
摘要
FIELD: information technology.;SUBSTANCE: in one version, the functional structure is implemented using elements which execute logic functions AND and OR. The functional structure of the conditional "i-th" minimisation zone is in form of two equivalent structures of logic functions - a parallel carry functional logic structure for generation of a converted carry argument of the (0j)i j-th bit and a functional logic structure for generation of a converted carry argument (0j+1→); (j+1)-th bit.;EFFECT: higher efficiency of the process of converting arguments during generation of serial ripple carry.;6 cl
展开▼
机译： 在端对端激活f 1 （00）的“ k”个“最小化区域”结果参数 +1 m k 中生成的方法 min → +1 m k 用于根据三元数系统的f（+ 1,0，-1）结构的算术公理进行转换模拟信号的参数“«-/ +»[m j ] f（+/-）--”互补代码“转换为条件最小化位置信号的结构模拟信号±< / Sup> [m j ] f усл（+/-） min 及其实现的功能结构（俄罗斯逻辑版本）
机译： 转换术语± [n i ] f（+/-） min 的条件最小化结构的逻辑动态过程的方法Sub> AND ± [m i ] f（+/-） min 在功能添加结构中± f < Sub> 1 （Σ RU ） min ，不带纹波f 1 （±←←）和循环ΔtΣ→5∙f（＆）-和5个条件逻辑函数f（＆）-，并通过三元数系统的算术公理同时转换术语参数的过程f RU （+ 1,0，-1）及其实现其的功能结构（俄罗斯逻辑版本）
机译： f 1 （11）min→±0 m k 不连续参数“±0”→“ +”的端到端激活方法“-/ +” [m j ] f（+/-）-“互补码”结构的“最小化区域”中的模拟信号的1 / -1结构，根据三进制数系统的算术公理在位置信号条件最小化结构中生成模拟信号的参数时，f（+ 1,0，-1）± [m j ] f усл（+/-） min （俄罗斯逻辑版本）
