首页> 外国专利> MISFIT DISLOCATION FORMING INTERFACIAL SELF-ASSEMBLY FOR GROWTH OF HIGHLY-MISMATCHED III-SB ALLOYS

MISFIT DISLOCATION FORMING INTERFACIAL SELF-ASSEMBLY FOR GROWTH OF HIGHLY-MISMATCHED III-SB ALLOYS

机译:错配形成界面自组装以高度失配的III-SB合金生长

摘要

Exemplary embodiments provide high-quality layered semiconductor devices and methods for their fabrication. The high-quality layered semiconductor device can be formed in planar with low defect densities and with strain relieved through a plurality of arrays of misfit dislocations formed at the interface of highly lattice-mismatched layers of the device. The high-quality layered semiconductor device can be formed using various materials systems and can be incorporated into various opto-electronic and electronic devices. In an exemplary embodiment, an emitter device can include monolithic quantum well (QW) lasers directly disposed on a SOI or silicon substrate for waveguide coupled integration. In another exemplary embodiment, a superlattice (SL) photodetector and its focal plane array can include a III-Sb active region formed over a large GaAs substrate using SLS technologies.
机译:示例性实施例提供了高质量的分层半导体器件及其制造方法。通过在器件的高度晶格失配层的界面处形成的多个失配位错阵列,可以以低缺陷密度和减轻应力的平面形成高质量的分层半导体器件。可以使用各种材料系统来形成高质量的分层半导体器件,并且可以将其结合到各种光电和电子器件中。在示例性实施例中,发射器设备可以包括直接设置在SOI或硅衬底上的单片量子阱(QW)激光器,用于波导耦合集成。在另一个示例性实施例中,超晶格(SL)光电探测器及其焦平面阵列可以包括使用SLS技术在大型GaAs衬底上方形成的III-Sb有源区域。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号