首页> 外国专利> METHOD FOR REDUCING FRACTIONAL SPURIOUS, FRACTIONAL N-PLL OSCILLATOR REDUCING GENERATION OF FRACTIONAL SPURIOUS

METHOD FOR REDUCING FRACTIONAL SPURIOUS, FRACTIONAL N-PLL OSCILLATOR REDUCING GENERATION OF FRACTIONAL SPURIOUS

机译:减少分数阶虚数的方法,分数阶N-PLL振荡器减少分数阶虚数的产生

摘要

PROBLEM TO BE SOLVED: To provide a phase comparator for reducing fractional spurious.;SOLUTION: In a fractional N-PLL oscillator comprising a phase comparator having a nonlinear element and a variable frequency oscillator responsive to the low frequency component of the output signal from the phase comparator where a frequency divided output signal from the variable frequency oscillator and a reference signal are inputted to the phase comparator, the method for reducing fractional spurious comprises a step for removing the oscillation frequency component of the variable frequency oscillator from the signals being inputted to the phase comparator.;COPYRIGHT: (C)2006,JPO&NCIPI
机译:解决的问题:提供一种用于减少分数杂散的相位比较器;解决方案:在分数N-PLL振荡器中,该振荡器包括一个相位比较器,该相位比较器具有一个非线性元件和一个可变频率振荡器,响应于来自振荡器输出信号的低频分量。相位比较器,其中将来自可变频率振荡器的分频输出信号和参考信号输入到相位比较器,用于减小分数杂散的方法包括从输入到其中的信号中去除可变频率振荡器的振荡频率分量的步骤。相位比较器。;版权所有:(C)2006,JPO&NCIPI

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号