首页> 外国专利> Multi-layer silicon nitride deposition method for forming low oxidation temperature thermally oxidized silicon nitride/silicon oxide (no) layer

Multi-layer silicon nitride deposition method for forming low oxidation temperature thermally oxidized silicon nitride/silicon oxide (no) layer

机译:用于形成低氧化温度的热氧化氮化硅/氧化硅(无)层的多层氮化硅沉积方法

摘要

A method for forming a silicon nitride/silicon oxide (NO) layer within a microelectronics fabrication, and the microelectronics fabrication having the silicon nitride/silicon oxide (NO) layer formed therein. There is first provided a substrate employed within a microelectronics fabrication. There is then formed over the substrate a first silicon nitride layer through a first deposition method. There is then formed upon the first silicon nitride layer a second silicon nitride layer through a second deposition method. Finally, there is annealed thermally in an oxidizing environment the first silicon nitride layer and the second silicon nitride layer to form therefrom a silicon nitride/silicon oxide (NO) layer. The silicon nitride/silicon oxide (NO) layer may be formed with optimized resistivity properties at a reduced thermal annealing temperature and/or a reduced thermal annealing exposure time in comparison with an otherwise equivalent silicon nitride/silicon oxide (NO) layer formed through thermal annealing a single silicon nitride layer of thickness equivalent to the thickness of the first silicon nitride layer plus the thickness of the second silicon nitride layer. When formed upon a silicon oxide dielectric layer in turn formed upon a first capacitor plate within a capacitor within an integrated circuit, there may be formed employing the silicon nitride/silicon oxide (NO) layer a silicon oxide/silicon nitride/silicon oxide (ONO) capacitive dielectric layer.
机译:一种在微电子制造中形成氮化硅/氧化硅(NO)层的方法,以及在其中形成有氮化硅/氧化硅(NO)层的微电子制造。首先提供在微电子制造中使用的衬底。然后通过第一沉积方法在衬底上方形成第一氮化硅层。然后通过第二沉积方法在第一氮化硅层上形成第二氮化硅层。最后,在氧化环境中对第一氮化硅层和第二氮化硅层进行热退火,以由此形成氮化硅/氧化硅(NO)层。与通过热形成的其他等效氮化硅/氧化硅(NO)层相比,可以在降低的热退火温度和/或减少的热退火暴露时间下以优化的电阻率特性形成氮化硅/氧化硅(NO)层。使厚度等于第一氮化硅层的厚度加上第二氮化硅层的厚度的单个氮化硅层退火。当在集成电路内的电容器内的氧化硅介电层上依次形成在第一电容器板上时,可以使用氮化硅/氧化硅(NO)层,氧化硅/氮化硅/氧化硅(ONO)来形成)电容介电层。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号