BI-PHASE MODULATION CIRCUIT OF DIGITAL AUDIO DATA

• 1. 数码音频数据再生装置（DIGITALAUDIO DATA PLAYING APPARATUS） [P] . 中国专利： CN2682533Y . 2005-03-02
• 2. 一种CPU单Data线与双DDR内存连接结构及控制Data线的分支线等长的方法 [P] . 中国专利： CN110377557A . 2019-10-25
• 3. Digital data transmission system - transmits signalling information by AM, PM or DC level modulation of binary bi-phase data [P] . 德国专利： DE2736624A1 . 1978-02-23

  机译： 数字数据传输系统-通过对二进制双相数据进行AM，PM或DC电平调制来传输信令信息

• 4. COHERENT DIGITAL SIGNAL BLANKING, BI-PHASE MODULATION AND FREQUENCY DOUBLER CIRCUIT AND METHODOLOGY [P] . 日本专利： JPH0477495B2 . 1992-12-08

  机译： 相干数字信号消隐，双相调制和双频电路及方法

• 5. COHERENT DIGITAL SIGNAL BLANKING, BI-PHASE MODULATION AND FREQUENCY DOUBLER CIRCUIT AND METHODOLOGY [P] . 日本专利： JPS6471366A . 1989-03-16

  机译： 相干数字信号消隐，双相调制和双频电路及方法

• 1. Digital Pulse Width Modulation Control in Power Electronic Circuits Design [J] . Hsu Myat Tin Swe, Hla Myo Tun, Maung Maung Latt 电力能源（英文） . 2020,第004期
• 2. DATA BYPASSING ARCHITECTURE AND CIRCUIT DESIGN FOR 32-BIT DIGITAL SIGNAL PROCESSOR [J] . Chen Xiaoyi, Yao Qingdong, Liu Peng 电子科学学刊（英文版） . 2005,第006期
• 3. Discovery of neural circuits for saccadic modulation of visual perception [J] . 中国科学院院刊（英文版） . 2008,第003期
• 4. A digital signal processing based bit synchronizer and novel hardware efficient lock detector circuit for bi-phase data for Chandrayaan-1 mission [C] . Sharma Satish, Kulkarni Sunil, Pujari VijayKumar, IEEE Region 10 Conference . 2008
• 5. Digital pulse-width modulation control in power electronic circuits: Theory and applications. [D] . Peterchev, Angel Vladimirov. 2005
• 6. A microcomputer interface for a digital audio processor-based data recording system. [O] . T L Croxton, S J Stump, W M Armstrong 1987
• 7. EXPERIENCES WITH AUTOMATIC GENERATION OF AUDIO BAND DIGITAL SIGNAL PROCESSING CIRCUITS [O] . Jan M. Rabaey, Robert W. Brodersen 2008
• 8. Design of Audio Circuits for Input-Output of Digital Voice Processors [R] . Coulter, D. C. 1983

• 1. Study on Pulse Skip Modulation Mode in Smart Power Integrated Circuits and Its Test Technology [J] . LUO Ping . 电子科技学刊 . 2005,第001期
• 2. CircuitVerse: A Simulator for Teaching and Learning of Digital Logic Circuit [J] . Gang Liu ,Yumin Tian ,Zili Wu . 计算机教育 . 2021,第012期
• 3. On-Chip Built-in Jitter Measurement Circuit for PLL Based on Duty-Cycle Modulation Vernier Delay Line [C] . YU Fei ,Chung Len Lee ,ZHANG Jingkai . 第十二届全国容错计算学术会议 . 2007
• 4. 甜菊糖苷Rebaudioside R和Rebaudioside S的全合成研究 [A] . 文国恩 . 2020