【24h】

Optimal design of loop bandwidth in GPS/INS deeply integration

机译:GPS / INS深度集成中环路带宽的优化设计

获取原文
获取原文并翻译 | 示例

摘要

The typical tracking loops of the GPS/INS deeply integration are unable to track the signals under high dynamic environments. The crux of the integrated system performance is the low-order phase-locked loops (PLL). Once the environmental dynamics exceed a threshold, the tracking loops will lose the assistance of GPS. The conflict between the ability to track the signal and improving PLL tracking performance should be compromised in PLL design. Aiming at this issue, the design of loop bandwidth is vitally important in the GPS/INS integrated system design. To achieve the successful performance, this paper presents the deeply integration tracking loop design based on a third-order PLL, also included is the stability analysis of the tracking loop. Experimental result shows that the bandwidth of such type of tracking loops could be lower than 3Hz.
机译:GPS / INS深度集成的典型跟踪回路无法在高动态环境下跟踪信号。集成系统性能的关键是低阶锁相环(PLL)。一旦环境动态超过阈值,跟踪循环将失去GPS的帮助。跟踪信号的能力与改善PLL跟踪性能之间的冲突应在PLL设计中加以解决。针对这个问题,环路带宽的设计在GPS / INS集成系统设计中至关重要。为了获得成功的性能,本文提出了基于三阶PLL的深度集成跟踪环路设计,还包括跟踪环路的稳定性分析。实验结果表明,此类跟踪环路的带宽可能低于3Hz。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号