【24h】

A CMOS low-power lock-in amplifier

机译:CMOS低功耗锁相放大器

获取原文
获取原文并翻译 | 示例

摘要

A novel analog lock-in amplifier designed in a 0.18µm CMOS process with a single supply voltage of 1:8V is presented in this paper. The proposed architecture recovers the signal of interest from noisy environments with errors below 5% for noise signals of the same amplitude as the signal of interest. The lock-in amplifier is suitable for portable applications thanks to its reduced power consumption and single-supply voltage operation. Post-layout simulation results show a variable DC gain ranging from 20 to 40dB, input-referred noise of 28.1µVrms, power consumption of 350.9 µW and area of (205×58) µm2.
机译:本文介绍了一种新颖的模拟锁定放大器,它采用0.18µm CMOS工艺设计,单电源电压为1:8V。所提出的架构从噪声环境中恢复感兴趣的信号,对于与感兴趣的信号具有相同幅度的噪声信号,其误差低于5%。锁相放大器具有较低的功耗和单电源供电,因此适合便携式应用。布局后的仿真结果表明,可变直流增益在20至40dB之间,输入参考噪声为28.1µVrms,功耗为350.9 µW,面积为(205×58)µm 2

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号