• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文会议> >A hardware accelerator for DSP system design: University of Tehran DSP Hardware Emulator (UTDHE)
【24h】

A hardware accelerator for DSP system design: University of Tehran DSP Hardware Emulator (UTDHE)

机译：用于DSP系统设计的硬件加速器：德黑兰大学DSP硬件仿真器（UTDHE）

获取原文
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

DSP systems play an important role in modern industry and new DSP systems should be designed rapidly to overcome the new necessities that arise. However, the process of designing a DSP system is very time consuming and most of this time is wasted on simulating and debugging of such complex systems. We have designed and implemented a system that makes it possible to emulate and debug large DSP designs (up to 250,000 gates) as fast as possible. With this system, the user can test his or her DSP scheme with fast hardware emulation instead of slow software simulation and as a result reduce time to market significantly. The designed DSP HWE system can emulate complex DSPs that operate at different clock rates and need up to four modules of external memories. It is important to note that low-level simulation of such systems needs a long simulation time, making it impossible to completely simulate and test such designs. As a result of this work, such prohibitive factor has been eliminated.
机译：DSP系统在现代工业中起着重要作用，因此，应快速设计新的DSP系统，以克服出现的新需求。但是，设计DSP系统的过程非常耗时，并且大部分时间都浪费在了模拟和调试此类复杂系统上。我们已经设计并实现了一个系统，该系统可以尽可能快地仿真和调试大型DSP设计（多达250,000个门）。使用该系统，用户可以通过快速的硬件仿真而不是缓慢的软件仿真来测试其DSP方案，从而大大缩短了产品上市时间。设计的DSP HWE系统可以仿真以不同时钟速率运行的复杂DSP，并且最多需要四个外部存储器模块。重要的是要注意，此类系统的低级仿真需要较长的仿真时间，因此无法完全仿真和测试此类设计。由于这项工作，消除了这种禁止因素。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号