• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文会议>International Conference on Parallel Architectures and Compilation Techniques >Architectural support for high speed protection of memory integrity and confidentiality in multiprocessor systems
【24h】

Architectural support for high speed protection of memory integrity and confidentiality in multiprocessor systems

机译：多处理器系统中的内存完整性和机密性高速保护的架构支持

获取原文
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Recently there is a growing effort in both the architecture and the security community to create a hardware solution for authenticating system memory. As shown in the previous work, hardware-based memory authentication becomes a vital component for creating future trusted computing environments and digital rights protection. Almost all these prior work have focused on authenticating memory exclusively owned by a single processing element. However, in today's computing platforms, memory is often shared by multiple processing elements that support a shared system memory with a snooping cache coherence protocol. Authenticating shared memory is a new challenge to memory protection. In this paper, we present a secure and fast architecture for authenticating shared memory. In terms of incorporating memory authentication into the processor pipeline, we propose a new scheme called authentication speculative execution. Unlike the prior approaches, our scheme does not compromise security for performance. The novel ASE scheme is not only secure as it is combined with a onetime-pad (OTP) based memory encryption but also efficient to tolerate authentication latency by executing unauthenticated instructions speculatively. Results using modified RSIM running SPLASH2 benchmark show only 5% overhead in performance on dual and quad processor platforms. Furthermore, ASE shows 80% better performance on average over conservative nonspeculative execution based authentication schemes. The scheme is of practical use for both multiprocessor systems and uni-processor systems where memory is shared by one main processor and other co-processors on the system bus.
机译：最近，架构和安全社区都有一个日益增长的努力，为验证系统内存创建硬件解决方案。如前面的工作所示，基于硬件的内存身份验证成为创建未来可信计算环境和数字版权保护的重要组件。几乎所有这些先前的工作都集中在专用于单个处理元件所拥有的认证内存。然而，在当今的计算平台中，存储器通常由多个处理元件共享，多个处理元素支持具有窥探高速缓存相容协议的共享系统存储器。验证共享内存是对内存保护的新挑战。在本文中，我们提供了一种安全且快速的架构，用于验证共享内存。在将内存认证结合到处理器管道中，我们提出了一种称为认证推测执行的新方案。与先前的方法不同，我们的计划不会影响性能的安全性。新颖的ASE方案不仅是安全的，因为它与基于oneTime-pad（OTP）的内存加密相结合，而且还可以通过推测执行未经身份的指令来容忍认证延迟。使用修改的RSIM运行Splash2基准的结果显示在双处理器平台上仅在性能下显示5％的开销。此外，ASE平均显示了基于保守的非专料执行的身份验证方案，显示了80％的性能。该方案对于多处理器系统和UNI-Processor系统的实际用途，其中存储器由一个主处理器和系统总线上的其他协处理器共享。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号