首页> 外文会议>Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on >Design of high-speed analog-to-digital interface in digital technologies
【24h】

Design of high-speed analog-to-digital interface in digital technologies

机译:数字技术中高速模数接口的设计

获取原文

摘要

Analog design in deep sub-micron digital technologies is a reality now and poses severe challenges to the circuit designer. Trends in digital technologies as well as their effects on analog circuits axe discussed. The typical speed-power-accuracy trade-off in analog design is revised with respect to the technological modifications. A new speed model includes slew rate behaviour together with settling behaviour. Calculations show a possible increase in power for future generations of high speed analog-to-digital converters.
机译:深亚微米数字技术中的模拟设计现已成为现实,并给电路设计人员带来了严峻的挑战。讨论了数字技术的趋势及其对模拟电路的影响。模拟设计中的典型速度-功率-精度折衷针对技术修改进行了修订。新的速度模型包括摆率行为和稳定行为。计算表明,下一代高速模数转换器的功率可能会增加。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号