首页> 外文会议>International Euro-Par conference on parallel processing >An architecture framework for introducing predicated execution into embedded microprocessors
【24h】

An architecture framework for introducing predicated execution into embedded microprocessors

机译:用于将预测执行引入嵌入式微处理器的架构框架

获取原文

摘要

Gorwing demand for high performance in embedded systems is creating new opportunities for Instruction-level Parallelism (ILP) techniques that are traditionally used in high performance systems.predicated execution,an important ILP technique,can be used to improve branch handling,reduce frequently mispredicted branches,and expose multiple execution paths to hardware resources.however,there is a major tradeoff in the design of the instruction set,the addition of a predicate operand for all instructions.We propose a new architecture framework for introducing predicated execution to embedded designs.Experimental results show a 10
机译:Gorwing对嵌入式系统中高性能的需求正在为传统上用于高性能系统的指令级并行度(ILP)技术创造新的机会。专用的执行,一个重要的ILP技术,可用于改善分支处理,减少频繁错误的分支,并将多个执行路径暴露于硬件资源。然而,在指令集的设计中有一个重大折衷,为所有指令添加谓词操作数。我们提出了一种新的架构框架,用于将预测的执行引入嵌入式设计。实验结果显示为10

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号