• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文会议>Annual International Symposium on Aerospace/Defense Sensing, Simulation and Controls >High resolution focal-plane image processing
【24h】

High resolution focal-plane image processing

机译：高分辨率聚焦平面图像处理

获取原文
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Two types of focal plane image processing chips are presented. They address the two extremes of the application spectrum: general purpose and application specific designs. They both exploit the promise of focal-plane computation offered by CMOS technology. The general-purpose computational sensor, a 16 × 16 pixels prototype (easily scalable to larger arrays), has been fabricated in a standard 1.2μ CMOS process, and its spatiotemporal filtering capabilities have been successfully tested. An array larger than 300 × 300 array will use only 0.5% of the chip area for the processing unit while providing multiple spatiotemporally processed images in parallel. The 16 × 16 chip performs 1 COPS/mW (5.5-bit scale-accumulate) while computing four spatiotemporal images in parallel. The application specific system realizes a hybrid imaging system by combining a 120 × 36 low-noise active pixel sensor (APS) array with a 60 × 36 current mode motion detection and centroid localization array. These two arrays are spatially interleaved. The APS array, which integrates photo-generated charges on a capacitor in each pixel, includes column parallel correlated double sampling for fixed pattern noise reduction. The current mode array operates in continuous time, however, the programmable motion detection circuit indicates if the intensity of light at pixel is time varying. The centroid, x and y position, of all time varying pixels is computed using circuits located at the edges of the array. Clocked at greater than 60 fps, the chip consumes less than 2mW.
机译：提出了两种类型的焦平面图像处理芯片。它们解决了应用谱的两个极端：通用和应用特定设计。他们都利用CMOS技术提供的焦平面计算的承诺。通用计算传感器，A 16×16像素原型（易于缩放到较大的阵列），已经在标准的1.2μCMOS工艺中制造，并且其时空滤波能力已成功测试。大于300×300阵列的阵列将仅使用0.5％的处理单元的芯片区域，同时并行提供多个时空处理的图像。 16×16芯片在并行计算四个时空图像的同时执行1个COPS / MW（5.5比特级累积）。应用特定系统通过将120×36低噪声有源像素传感器（APS）阵列与60×36电流模式运动检测和质心定位阵列组合来实现混合成像系统。这两个阵列在空间上交错。 APS阵列集成了每个像素的电容器上的照片产生的电荷，包括针对固定图案降噪的列并联双采样。电流模式阵列在连续时间内操作，然而，可编程运动检测电路指示在像素处的光强度是时变的。使用位于阵列边缘的电路计算所有时间变化像素的质心x和y位置。在大于60 FPS时计时，芯片消耗小于2MW。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号