首页> 外文会议>WSEAS International Conference on Circuits, Systems, Electronics, Control and Signal Processing >A 10 Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface
【24h】

A 10 Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface

机译:用于背板接口的10 Gbps模拟自适应均衡器和脉冲整形电路

获取原文

摘要

The speed of serial interface through a backplane channel suffers severe ISI (Inter Symbol Interference) caused by the limited bandwidth of the channel. In order to overcome the bandwidth limit, a pulse shaping circuit or an adaptive equalizer is used. This paper presents the comparison between two approaches. Prototype chip is designed for 10 Gbps serial data communication through a 34-inch transmission line with a 0.18-μ^sCMOS process. The simulation and layout results show that the adaptive equalization has superior performance in power consumption, silicon area and the jitter performance.
机译:通过背板通道的串行接口的速度会受到由信道的有限带宽引起的ISI(符号干扰的帧间)。为了克服带宽限制,使用脉冲整形电路或自适应均衡器。本文呈现了两种方法之间的比较。原型芯片设计为10 Gbps串行数据通信,通过34英寸传输线,具有0.18-μ^ SCMOS过程。模拟和布局结果表明,自适应均衡在功耗,硅面积和抖动性能方面具有卓越的性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号