【24h】

Research and Design for 2D-FFT Processor Based on FPGA

机译:基于FPGA的2D-FFT处理器研究与设计

获取原文

摘要

In this paper, a 2D-FFT processor design on CORDIC algorithm has proposed. This design extracts the radix-4 algorithm in FFT as the foundation, uses the assembly line technology to enhance the turnover rate for the whole system, and has many characteristics with the simple hardware architecture, low component, stable running and high precision. This design has carried on the timing simulation on Altera chip EP2C35F672C6, can satisfy 50 MHz system clock.
机译:本文提出了关于CORDIC算法的2D-FFT处理器设计。这种设计提取了FFT中的基数-4算法作为基础,采用装配线技术提高整个系统的周转率,并具有简单的硬件架构,低元件,稳定运行和高精度的特点。该设计在Altera芯片EP2C35F672C6上进行了定时仿真,可以满足50 MHz系统时钟。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号