首页> 中文期刊> 《电子科技学刊》 >Testable Design and BIST Techniques for Systolic Motion Estimators in Transform Domain

Testable Design and BIST Techniques for Systolic Motion Estimators in Transform Domain

         

摘要

Testable design techniques for systolic motion estimators based on M-testability conditions are proposed in this paper. The whole motion estimator can be viewed as a two-dimensional iterative logic array (ILA) of processing elements (PEs) and multiplying elements (MULs). The functions of each PE and MUL are modified to be bijective to meet the M-testable conditions. The number of test patterns is 2w, where w denotes the word length of a PE. The proposed testable design techniques are also suitable for built-in self-test implementation. According to experimental results, our approaches can achieve 99.27 % fault coverage. The area overhead is about 9 %. To verify our approaches, an experimental chip is also implemented.

著录项

  • 来源
    《电子科技学刊》 |2009年第4期|291-296|共6页
  • 作者

    Shyue-Kung Lu;

  • 作者单位

    the Department of Electrical Engineering;

    National Taiwan University of Science and Technology;

  • 原文格式 PDF
  • 正文语种 chi
  • 中图分类 图像编码;
  • 关键词

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号