Reliability of High Speed Ultra Low Voltage Differential CMOS Logic

Omid Mirmotahari; Yngvar Berg

首页> 外文期刊>Circuits and systems >Reliability of High Speed Ultra Low Voltage Differential CMOS Logic

【24h】

Reliability of High Speed Ultra Low Voltage Differential CMOS Logic

机译：高速超低压差分CMOS逻辑的可靠性

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

In this paper, we present a solution to the ultra low voltage inverter by adding a keeper transistor in order to make the semi-floating-gate more stable and to reduce the current dissipation. Moreover, we also present a differential ULV inverter and elaborate on the reliability and fault tolerance of the gate. The differential ULV gate compared to both a former ULV gate and standard CMOS are given. The results are obtained through Monte-Carlo simulations.

机译：在本文中，我们提出了一种超低压逆变器解决方案，该解决方案通过添加一个保持晶体管来使半浮栅更稳定并减少电流耗散。此外，我们还介绍了一种差分ULV逆变器，并详细介绍了门的可靠性和容错能力。给出了与以前的ULV门和标准CMOS相比的差分ULV门。结果是通过蒙特卡洛模拟获得的。

著录项

来源
《Circuits and systems》 |2015年第5期|121-135|共15页
作者
Omid Mirmotahari; Yngvar Berg;
展开▼
作者单位

Nanoelectronics System Group, Department of Informatics, Universisty of Oslo, Oslo, Norway;

Department of Micro- and Nanosystems Technology, Buskerud & Vestfold University College, Horten, Norway;

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类
关键词
CMOS; Differential; Floating-Gate; Semi-Floating-Gate; Keeper; Recharge; Ultra Low Voltage; High Speed; Monte-Carlo; Cadence; STM; 90 nm;

机译：CMOS;微分;浮动门半浮门守护者;充电;超低压高速;蒙特卡洛;韵律;STM;90纳米;

相似文献

外文文献
中文文献
专利

1. Reliability of High Speed Ultra Low Voltage Differential CMOS Logic [J] . Omid Mirmotahari, Yngvar Berg Circuits and Systems . 2015,第5期

机译：高速超低压差分CMOS逻辑的可靠性
2. Novel bootstrapped CMOS differential logic family for ultra-low voltage SoCs [J] . Bai-Sun Kong, Byung-Hwa Jung, Jae-Hyuk Oh, IEICE Electronics Express . 2008,第18期

机译：适用于超低压SoC的新型自举CMOS差分逻辑系列
3. A 1.5-V CMOS all-N-logic true-single-phase bootstrapped dynamic-logic circuit suitable for low supply voltage and high-speed pipelined system operation [J] . Lou J.H., Kuo J.B. IEEE Transactions on Circuits and Systems. II . 1999,第5期

机译：1.5V CMOS全N逻辑真单相自举动态逻辑电路，适合低电源电压和高速流水线系统操作
4. Reliability and Fault Tolerance of Ultra Low Voltage High Speed Differential CMOS [C] . Omid Mirmotahari, Yngvar Berg International MultiConference of Engineers and Computer Scientists . 2009

机译：超低电压高速差分CMOS的可靠性和容错
5. A low power, low voltage, fully differential CMOS variable gain amplifier. [D] . Siddiqui, Muhammad Yousuf. 2011

机译：低功耗，低电压，全差分CMOS可变增益放大器。
6. Fabrication of Ultra-Thin Printed Organic TFT CMOS Logic Circuits Optimized for Low-Voltage Wearable Sensor Applications [O] . Yasunori Takeda, Kazuma Hayasaka, Rei Shiwaku, -1

机译：为低压可穿戴传感器应用而优化的超薄印刷有机TFT CMOS逻辑电路的制造
7. Reliability of High Speed Ultra Low Voltage Differential CMOS Logic [O] . Mirmotahari, Omid, Berg, Yngvar 2015

机译：高速超低压差分CmOs逻辑的可靠性

Reliability of High Speed Ultra Low Voltage Differential CMOS Logic

摘要

著录项

相似文献

相关主题

期刊订阅