...
首页> 外文期刊>Journal of Electronic Testing: Theory and Applications: Theory and Applications >On the Reuse of Heterogeneous IPs into SysML Models for Integration Validation
【24h】

On the Reuse of Heterogeneous IPs into SysML Models for Integration Validation

机译:关于将异构IP重用于SysML模型以进行集成验证

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

The paper proposes an integrated methodology to abstract already existing heterogeneous IPs into SysML behavioral equivalent models. This approach aims at integrating the abstracted components with partially specified platforms at SysML level and verifying their integration. During the abstraction flow, the level of details can be chosen according to the needs of the designer. They are related to communication and synchronization protocols, hierarchical structure, and data types of the abstracted IPs and the details about continuous flows to be abstracted in SysML. Therefore, the generated SysML models can preserve information about structure in combination with the functional description for continuous and discrete behaviors and, thus, they can be synthesized into C++ or modeling tools like Matlab Simulink. This can be used to verify the integration of the so generated models exploiting simulation based techniques. The main benefit of the proposed methodology is relieving designers from the modeling time and error risks especially for those designs in which the SysML model of the architecture is particularly structured and detailed. The approach has been fully integrated and extended to support also components with analogic behaviors. The proposed framework has been applied positively to different benchmarks in order to be validated. Three case studies are presented in order to better understand the approach applicability and effectiveness.
机译:本文提出了一种集成的方法,可以将已经存在的异构IP抽象为SysML行为等效模型。此方法旨在在SysML级别上将抽象的组件与部分指定的平台集成,并验证它们的集成。在抽象流程中,可以根据设计者的需求选择详细程度。它们与抽象的IP的通信和同步协议,层次结构和数据类型以及SysML中要抽象的连续流的详细信息有关。因此,生成的SysML模型可以结合有关连续和离散行为的功能描述来保留有关结构的信息,因此可以将它们合成为C ++或Matlab Simulink等建模工具。这可用于利用基于仿真的技术来验证所生成模型的集成。所提出的方法的主要好处是使设计人员免于建模时间和错误风险,特别是对于那些结构化和详细化SysML模型的设计而言。该方法已完全集成并扩展为支持具有类比行为的组件。拟议的框架已被积极地应用于不同的基准,以得到验证。为了更好地理解该方法的适用性和有效性,提出了三个案例研究。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号