...
首页> 外文期刊>Journal of Low Power Electronics >Evaluation of Parasitic Components in LC Oscillators by Time-Varying Root-Locus
【24h】

Evaluation of Parasitic Components in LC Oscillators by Time-Varying Root-Locus

机译:随时间变化的根轨迹评估LC振荡器中的寄生成分

获取原文
获取原文并翻译 | 示例
           

摘要

This paper presents an analysis of parasitic components associated with the physical design of low-noise LC oscillators utilizing time-varying root-locus (TVRL) method. The analysis demonstrates the effects of parasitic components on the LC oscillator operation, and in particular the effect on its phase noise performance. The precision of computing the roots with increased matrix sizes due to parasitic components is evaluated. The derived conclusions are verified by SpectreRF simulations on a previously reported VCO fabricated on 130 nm CMOS process.
机译:本文利用时变根轨迹(TVRL)方法对与低噪声LC振荡器的物理设计相关的寄生成分进行了分析。分析证明了寄生成分对LC振荡器工作的影响,尤其是对其相位噪声性能的影响。评估了由于寄生成分而增加矩阵大小的根的计算精度。通过SpectreRF仿真对先前报道的在130 nm CMOS工艺上制造的VCO进行了验证,得出了结论。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号