首页> 外国专利> Recess technique to embed flash memory in SOI technology

Recess technique to embed flash memory in SOI technology

机译:嵌入式技术将闪存嵌入SOI技术

摘要

An integrated circuit arranged on a silicon-on-insulator (SOI) substrate region is provided. The SOI substrate region is made up of a handle wafer region, an oxide layer arranged over the handle wafer region, and a silicon layer arranged over the oxide layer. A recess extends downward from an upper surface of the silicon layer and terminates in the handle wafer region, thereby defining a recessed handle wafer surface and sidewalls extending upwardly from the recessed handle wafer surface to meet the upper surface of the silicon layer. A first semiconductor device is disposed on the recessed handle wafer surface. A second semiconductor device is disposed on the upper surface of the silicon layer.
机译:提供了布置在绝缘体上硅(SOI)衬底区域上的集成电路。 SOI衬底区域由处理晶片区域,布置在处理晶片区域上方的氧化物层和布置在氧化物层上方的硅层组成。凹槽从硅层的上表面向下延伸并终止于操作晶片区域,从而限定了凹陷的操作晶片表面和侧壁,该侧壁从凹陷的操作晶片表面向上延伸以与硅层的上表面相接。第一半导体器件设置在凹进的处理晶片表面上。第二半导体器件布置在硅层的上表面上。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号