首页>
外国专利>
SUCCESSIVE APPROXIMATION TYPE A/D CONVERSION METHOD AND SUCCESSIVE APPROXIMATION TYPE A/D CONVERTER
SUCCESSIVE APPROXIMATION TYPE A/D CONVERSION METHOD AND SUCCESSIVE APPROXIMATION TYPE A/D CONVERTER
展开▼
机译：逐次逼近型A / D转换方法和逐次逼近型A / D转换器
展开▼
页面导航
摘要
著录项
相似文献
摘要
PROBLEM TO BE SOLVED: To achieve high resolution A/D conversion without increasing the speed of processing clock.SOLUTION: A comparator 30A for odd-number bit and a comparator 30B for even-number bit are used. Comparison results from the comparator 30A for odd-number bit is fixed by the rising edge of a latch clock CK3, and then retimed by a strobe signal STox before being stored in a successive approximation register 50. Thereafter, comparison results from the comparator for even-number bit are fixed by the falling edge of the latch clock CK3, and then retimed by a strobe signal STex before being stored in the address on the next lower bit side of the address of the successive approximation register 50.SELECTED DRAWING: Figure 1
展开▼
