Method for Producing Silicon Nanowire Using Porous Glass Template and Device Comprising Silicon Nanowire Formed by the Same

• 1. 用于大量生产硅纳米线和/或纳米带的方法以及使用所述硅纳米线和/或纳米带的锂电池和阳极 [P] . 中国专利： CN105612277A . 2016-05-25
• 2. 一种利用硅纳米线模板制备银纳米棒阵列结构材料的方法 [P] . 中国专利： CN110294456A . 2019-10-01
• 3. METHOD FOR PRODUCING SILICON NANOWIRE USING POROUS GLASS TEMPLATE AND DEVICE COMPRISING SILICON NANOWIRE FORMED BY THE SAME [P] . 韩国专利： KR20070097775A . 2007-10-05

  机译： 用多孔玻璃模板生产硅纳米粉的方法和由硅微纳米粉形成的硅纳米粉的装置

• 4. Method of manufacturing silicon nanowires using porous glass template and device comprising silicon nanowires formed by the same [P] . 欧洲知识产权局专利： EP1840247B1 . 2014-06-04

  机译： 使用多孔玻璃模板制造硅纳米线的方法和包括由其形成的硅纳米线的装置

• 5. Method of manufacturing silicon nanowires using porous glass template and device comprising silicon nanowires formed by the same [P] . 欧洲知识产权局专利： EP1840247A3 . 2011-01-05

  机译： 使用多孔玻璃模板制造硅纳米线的方法和包括由其形成的硅纳米线的装置

• 1. Low-Programmable-Voltage Nonvolatile Memory Devices Based on Omega-shaped Gate Organic Ferroelectric P(VDF-TrFE) Field Effect Transistors Using p-type Silicon Nanowire Channels [J] . Ngoc Huynh Van, Jae-Hyun Lee, Dongmok Whang, 纳微快报：英文版 . 2015,第001期
• 2. Silicon Nanowire-Based Methodology for Quantifying Single Cell Traction Force [J] . NIU Yong-shan, YAN Ling, DAI Ming, 中国生物医学工程学报（英文版） . 2018,第004期
• 3. Nickel and indium core-shell co-catalysts loaded silicon nanowire arrays for efficient photoelectrocatalytic reduction of CO_(2) to formate [J] . Wenchao Ma, Mingcan Xie, Shunji Xie, 能源化学：英文版 . 2021,第003期
• 4. Formation of Thick Porous Anodic Alumina Films and Nanowire Arrays on Silicon Wafers and Glass [J] . Oded Rabin, Paul R. Herz, Yu-Ming Lin, Advanced Functional Materials . 2003,第8期
• 5. Selective area growth of III-V nanowires and their heterostructures on silicon in a nanotube template: Towards monolithic integration of nano-devices [J] . Kanungo P.D., Schmid H., Bj?rk M.T., Nanotechnology . 2013,第22期
• 6. Doing chemistry on low-dimensional silicon surfaces: silicon nanowires as platforms and templates [J] . Boon K. Teo Coordination chemistry reviews . 2003,第1a2期
• 7. Porous Alumina Template based Versatile and Controllable Direct Synthesis of Silicon nanowires [C] . Ki-Hwan Kim, Emmanuel Lefeveure, Marc ChStelet, Nanowires and nanotubes - synthesis, properties, devices and energy applications of one-dimensional materials . 2012
• 8. Nano-silicide formation through point contact reaction, nickel-silicon/silicon/nickel-silicon and platinum-silicon/silicon/platinum-silicon nanowire heterostructures for nanodevices. [D] . Lu, Kuo-Chang. 2008
• 9. Highly organised and dense vertical silicon nanowire arrays grown in porous alumina template on 100 silicon wafers [O] . Therese Gorisse, Ludovic Dupré, Pascal Gentile, 2013
• 10. Highly organised and dense vertical silicon nanowire arrays grown in porous alumina template on <100> silicon wafers [O] . Therese Gorisse, Ludovic Dupré, Pascal Gentile, 2013

• 1. Low-Programmable-Voltage Nonvolatile Memory Devices Based on Omega-shaped Gate Organic Ferroelectric P(VDF-TrFE) Field Effect Transistors Using p-type Silicon Nanowire Channels [J] . Ngoc Huynh Van ,Jae-Hyun Lee ,Dongmok Whang . 安徽地质 . 2015,第001期
• 2. The Effect of Silver-Plating Time on Silicon Nanowires Arrays Fabricated by Wet Chemical Etching Method [J] . Shanshan Wang ,Jun Han ,Shujing Yin . 光学与光子学期刊（英文） . 2019,第8期
• 3. PS小球模板法制备小尺寸硅纳米线阵列 [C] . SU Shi-ming ,苏诗茗 ,LIN Lin-han . 2012年中国腐蚀与防护学会能源工程专业委员会学术交流会暨2012年能源材料学术交流会议 . 2012
• 4. 三层结构纳米压印及其在模板复制和硅纳米线传感器制备中的应用 [A] . 万景 . 2009