首页> 外国专利> Multiplying circuit used in the multiplication of the neurons in the internal and hierarchical neural network that is constructed using neuron, the neuron

Multiplying circuit used in the multiplication of the neurons in the internal and hierarchical neural network that is constructed using neuron, the neuron

机译:在内部和分层神经网络中使用神经元(神经元)构造的神经元的乘法中使用的乘法电路

摘要

There is provided a neuron which is capable of expressing an excitative coupling and a suppressive coupling by one signal by devising signals processed in the neuron to reduce a circuit area of a neural network in constructing the neural network by a digital electronic circuit. A multiplying block calculates a numerical value following a normal distribution N(wx, 1) by using a corresponding link weight w under the supposition that delay time of each pulse of an input signal follows a normal distribution of N(x, 1). Next, an adding block adds the numerical values calculated by the respective multiplying blocks one after another and a non-linear operating block counts a number of positive values within the added value obtained by the adding block. A pulse delaying block delays output pulse following a normal distribution in which delay time is 0 in average generated by a basic pulse generating block based on the result of operation of the non-linear operating block to output as an output signal.
机译:提供了一种神经元,该神经元能够通过设计在神经元中处理的信号来通过一个信号来表达兴奋性耦合和抑制性耦合,从而在通过数字电子电路构造神经网络时减小神经网络的电路面积。假设输入信号的每个脉冲的延迟时间遵循N(x,1)的正态分布,则乘法块通过使用相应的链路权重w来计算遵循正态分布N(wx,1)的数值。接下来,加法块将由各个乘法块计算的数值一个接一个地相加,并且非线性运算块对由加法块获得的相加值内的正数进行计数。脉冲延迟块根据非线性操作块的操作结果,延迟基本脉冲生成块平均延迟时间为0的正态分布后的输出脉冲,以输出作为输出信号。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号