首页> 外国专利> Method for stress reduction in flip chip bump during flip chip mounting and underfill process steps of making a microelectronic assembly

Method for stress reduction in flip chip bump during flip chip mounting and underfill process steps of making a microelectronic assembly

机译:用于在倒装芯片安装和制造微电子组件的底部填充工艺步骤中减少倒装芯片凸点应力的方法

摘要

A method of making a microelectronic assembly buying restraining a substrate in a fixture at room temperature, placing a flip chip on the substrate so that conductive bumps on the flip chip are aligned with contact pads on the substrate, heating the flip chip, the substrate and the fixture to reflow the conductive bumps on the flip chip, cooling the flip chip, substrate and fixture to solidify the conductive bumps and to mount the flip chip to the substrate, depositing an underfill between the flip chip and the substrate, curing the underfill by heating the flip chip, substrate, underfill and fixture to an elevated temperature, and removing the flip chip mounted substrate from the fixture.
机译:一种制造微电子组件的方法,该方法是在室温下将基板限制在固定装置中,然后将倒装芯片放置在基板上,使倒装芯片上的导电凸点与基板上的接触垫对齐,加热倒装芯片,基板和固定装置回流倒装芯片上的导电凸块,冷却倒装芯片,基板和固定装置以固化导电凸块并将倒装芯片安装到基板上,在倒装芯片和基板之间沉积底部填充胶,通过固化底部填充胶将倒装芯片,基板,底部填充材料和固定装置加热到高温,然后从固定装置中取出装有倒装芯片的基板。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号