首页> 外国专利> CMOS TFT FOR CONTROLLING ELECTRICAL CHARACTERISTICS SUCH AS CURRENT MIGRATION AND ABSOLUTE VALUE DIFFERENCE BETWEEN THRESHOLD VOLTAGES BY INCREASING PRIMARY GRAIN BOUNDARY NUMBER OF ACTIVE CHANNEL OF N-TYPE TFT IN COMPARISON WITH PRIMARY GRAIN BOUNDARY NUMBER OF ACTIVE CHANNEL OF P-TYPE TFT AND DISPLAY DEVICE USING THE SAME

CMOS TFT FOR CONTROLLING ELECTRICAL CHARACTERISTICS SUCH AS CURRENT MIGRATION AND ABSOLUTE VALUE DIFFERENCE BETWEEN THRESHOLD VOLTAGES BY INCREASING PRIMARY GRAIN BOUNDARY NUMBER OF ACTIVE CHANNEL OF N-TYPE TFT IN COMPARISON WITH PRIMARY GRAIN BOUNDARY NUMBER OF ACTIVE CHANNEL OF P-TYPE TFT AND DISPLAY DEVICE USING THE SAME

机译:通过增加N型TFT的有源沟道的主晶界数与P型TFT的有效沟道的主晶界数和点数的比值来控制阈值电压之间的电流迁移和绝对值差的CMOS TFT相同

摘要

PURPOSE: A CMOS TFT and a display device using the same are provided to control current migration and an absolute value difference between threshold voltages by increasing a primary grain boundary number of an active channel of an N-type TFT in comparison with a primary grain boundary number of the active channel of a P-type TFT. CONSTITUTION: Polysilicon patterns(11a,11b) are formed on an N-type TFT region(10a) and a P-type TFT region(10b) of a substrate(10). A gate insulating layer(13) is formed on the substrate. Gate electrodes(14a,14b) of an N-type TFT and a P-type TFT are formed on the substrate. A lightly-doped source/drain region(15) is formed on both sides of the N-type TFT region. A highly-doped source/drain region(17) is formed on the P-type TFT region. A highly-doped source/drain region(19) is formed on the N-type TFT region. An interlayer dielectric(20) is formed thereon. A source/drain electrode(22a,22b) are formed by an etch process. The N-type TFT and the P-type TFT have different active channel directions, respectively. An angle between a primary grain boundary of the P-type TFT and an active channel is more than 60 degrees and less than 120 degrees. An angle between a primary grain boundary of the N-type TFT and the active channel is more than -30 degrees and less than 30 degrees.
机译:目的:提供了一种CMOS TFT和使用该CMOS TFT的显示装置,以通过与主晶界相比增加N型TFT的有源沟道的主晶界数来控制电流迁移和阈值电压之间的绝对值差。 P型TFT的有效通道号。构成:在基板(10)的N型TFT区域(10a)和P型TFT区域(10b)上形成多晶硅图案(11a,11b)。在基板上形成栅极绝缘层(13)。在基板上形成N型TFT和P型TFT的栅电极(14a,14b)。在N型TFT区域的两侧形成轻掺杂的源极/漏极区域(15)。在P型TFT区域上形成高掺杂的源极/漏极区域(17)。在N型TFT区域上形成高掺杂的源极/漏极区域(19)。在其上形成层间电介质(20)。通过蚀刻工艺形成源/漏电极(22a,22b)。 N型TFT和P型TFT分别具有不同的有源沟道方向。 P型TFT的主晶界与有源沟道之间的角度大于60度且小于120度。 N型TFT的主晶界与有源沟道之间的角度大于-30度且小于30度。

著录项

  • 公开/公告号KR20040106060A

    专利类型

  • 公开/公告日2004-12-17

    原文格式PDF

  • 申请/专利权人 SAMSUNG SDI CO. LTD.;

    申请/专利号KR20030037246

  • 发明设计人 KOO JAE BON;PARK HYE HYANG;PARK JI YONG;

    申请日2003-06-10

  • 分类号H01L29/786;

  • 国家 KR

  • 入库时间 2022-08-21 22:06:23

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号