首页>
外国专利>
Variable delay instruction for implementation of temporal redundancy
Variable delay instruction for implementation of temporal redundancy
展开▼
机译:用于实现时间冗余的可变延迟指令
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for detecting computational errors in a digital processor executing a program. The program is divided into a plurality of computation sections, and two functionally identical code segments, respectively comprising a primary segment and a secondary segment, are generated for one of the computation sections. The primary segment is executed, after which a temporal diversity timer is started. The secondary segment is then executed upon expiration of the timer. The respective results of execution of the primary segment and the secondary segment are compared after completion of execution of the secondary segment, and an error indication is provided if the respective results are not identical.
展开▼