首页> 外国专利> Variable delay instruction for implementation of temporal redundancy

Variable delay instruction for implementation of temporal redundancy

机译:用于实现时间冗余的可变延迟指令

摘要

A method for detecting computational errors in a digital processor executing a program. The program is divided into a plurality of computation sections, and two functionally identical code segments, respectively comprising a primary segment and a secondary segment, are generated for one of the computation sections. The primary segment is executed, after which a temporal diversity timer is started. The secondary segment is then executed upon expiration of the timer. The respective results of execution of the primary segment and the secondary segment are compared after completion of execution of the secondary segment, and an error indication is provided if the respective results are not identical.
机译:一种用于在执行程序的数字处理器中检测计算错误的方法。该程序被分成多个计算部分,并且为其中一个计算部分生成了两个功能相同的代码段,分别包括一个主要段和一个次要段。执行主要段,然后启动时间分集计时器。然后在计时器到期时执行次要段。在完成次要段的执行之后,比较主要段和次要段的执行结果,如果各自的结果不相同,则提供错误指示。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号