首页> 外国专利> Interposers for chip-scale packages, chip-scale packages including the interposers, test apparatus for effecting wafer-level testing of the chip-scale packages, and methods

Interposers for chip-scale packages, chip-scale packages including the interposers, test apparatus for effecting wafer-level testing of the chip-scale packages, and methods

机译:用于芯片级封装的中介层,包括中介层的芯片级封装,用于对芯片级封装进行晶圆级测试的测试设备和方法

摘要

A carrier substrate, or interposer, for use in a chip-scale package. The interposer is formed from a material, such as a semiconductive material, that has a coefficient of thermal expansion that is the same or similar to that of the semiconductor device to be secured thereto. A chip-scale package including the interposer is formed by aligning a substrate including a plurality of interposers over semiconductor devices carried upon a wafer or other large-scale substrate. Bond pads of the semiconductor devices are exposed through insulator-lined apertures of the interposers. The apertures are filled with electrically conductive material and conductive structures are secured to the apertures so as to communicate with corresponding bond pads. The resulting chip-scale packages may then be severed or diced from the substrate and wafer. Apparatus and methods for simultaneously testing multiple, physically connected chip-scale packages are also disclosed.
机译:用于芯片级封装的载体基板或中介层。中介层由诸如半导体材料的材料形成,该材料的热膨胀系数与要固定到其上的半导体器件的热膨胀系数相同或相似。通过将包括多个中介层的衬底对准在晶片或其他大规模衬底上承载的半导体器件上方来形成包括中介层的芯片级封装。半导体器件的键合焊盘通过中介层的衬有绝缘层的孔暴露。孔填充有导电材料,并且导电结构固定到孔,以便与相应的接合垫连通。然后可以将所得的芯片级封装从衬底和晶片上切下或切块。还公开了用于同时测试多个物理连接的芯片级封装的设备和方法。

著录项

  • 公开/公告号US2004088855A1

    专利类型

  • 公开/公告日2004-05-13

    原文格式PDF

  • 申请/专利权人 AKRAM SALMAN;

    申请/专利号US20020292155

  • 发明设计人 SALMAN AKRAM;

    申请日2002-11-11

  • 分类号H01L21/44;G01R31/26;H01L23/02;H05K3/30;

  • 国家 US

  • 入库时间 2022-08-21 23:21:59

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号