• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文会议>International Conference on Reliability, Infocom Technologies and Optimization >Truncated Wallace Based Single Precision Floating Point Multiplier
【24h】

Truncated Wallace Based Single Precision Floating Point Multiplier

机译：基于截断的华莱士的单精度浮点乘法器

获取原文
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Hardware implementation of digital signal processing algorithms such as filters largely requires multipliers. For addressing dynamic range of data to be processed floating point representation are preferred over fixed point. But floating point multiplier imposes challenges to designer due to their significant delay and area. Here, floating point multiplier in round to zero mode is investigated and truncated wallace tree is proposed for mantissa multiplication. Comparison reveals that number of full adders is reduced by 30% and number of half adders is reduced by 39.7% when truncation of binary bits is employed. With the help of Verilog description and Xilinx Vivado design suite existing and proposed structure were implemented targeting Artix-7 FPGA.
机译：数字信号处理算法的硬件实现（例如滤波器）在很大程度上需要乘法器。为了解决要处理的数据的动态范围，浮点数表示法优于定点数表示法。但是浮点乘法器由于其明显的延迟和面积而给设计人员带来了挑战。在此，研究了从零到零模式的浮点乘数，并提出了截短的华莱士树用于尾数乘法。比较表明，采用二进制位截断时，全加器的数量减少了30％，半加器的数量减少了39.7％。借助Verilog描述和Xilinx Vivado设计套件，针对Artix-7 FPGA实现了现有和建议的结构。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号