New systolic modular multiplication architecture for efficient Montgomery multiplication

Keon-Jik Lee; Se-Hyu Choi

首页> 外文期刊>IEICE Electronics Express >New systolic modular multiplication architecture for efficient Montgomery multiplication

【24h】

New systolic modular multiplication architecture for efficient Montgomery multiplication

机译：用于高效蒙哥马利乘法的新脉动模块化乘法体系结构

获取原文

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

References(6) We propose a new low complexity Montgomery algorithm enabling the efficient selection of the quotient value necessary for an exact division in Montgomery multiplication. We also present two new systolic multipliers which use similar data flows as described in the most significant bit (MSB)-first GF(2m) multiplier in [1]. The proposed parallel and serial multipliers have less hardware and time complexities compared to related multiplier. The serial multiplier can be well applied to space-limited hardware. Furthermore, our proposed systolic multipliers include regularity, modularity, local interconnection, and unidirectional data flow features.

机译：参考文献（6）我们提出了一种新的低复杂度蒙哥马利算法，该算法能够有效选择蒙哥马利乘法精确除法所需的商值。我们还介绍了两个新的收缩期乘法器，它们使用类似的数据流，如[1]中的最高有效位（MSB）-第一个GF（2m）乘法器中所述。与相关的乘法器相比，提出的并行和串行乘法器具有较少的硬件和时间复杂度。串行乘法器可以很好地应用于空间有限的硬件。此外，我们提出的脉动乘法器包括规则性，模块化，局部互连和单向数据流功能。

著录项

来源
《IEICE Electronics Express》 |2015年第2期|共页
作者
Keon-Jik Lee; Se-Hyu Choi;
展开▼
作者单位

展开▼
收录信息
原文格式 PDF
正文语种
中图分类通信;
关键词

相似文献

外文文献
中文文献
专利

1. High Throughput and Low Complexity Bit Parallel and Bit Serial Systolic Architectures for Montgomery Modular Multiplication [J] . RAVI KUMAR SATZODA, CHIP-HONG CHANG, CHING-CHUEN JONG WSEAS Transactions on Circuits and Systems . 2006,第5期

机译：蒙哥马利模块化乘法的高吞吐量和低复杂度位并行和位串行脉动体系结构
2. High-Speed High-Throughput VLSI Architecture for RSA Montgomery Modular Multiplication with Efficient Format Conversion [J] . Aashish Parihar, Sangeeta Nakhate Journal of The Institution of Engineers (India): Series B . 2019,第3期

机译：用于高效格式转换的RSA Montgomery模块化乘法的高速高通量VLSI架构
3. High-Speed High-Throughput VLSI Architecture for RSA Montgomery Modular Multiplication with Efficient Format Conversion [J] . Aashish Parihar, Sangeeta Nakhate Journal of The Institution of Engineers (India): Series B . 2019,第3期

机译：用于RSA Montgomery模块化乘法的高速高吞吐量VLSI架构，具有有效的格式转换
4. A Scalable and Systolic Architectures of Montgomery Modular Multiplication for Public Key Cryptosystems Based on DSPs [C] . Amine Mrabet, Nadia El-Mrabet, Ronan Lashermes, International conference on security, privacy, and applied cryptography engineering . 2016

机译：基于DSP的公钥密码系统蒙哥马利模块化乘法的可伸缩体系结构
5. A high-speed modular multiplier architecture based on modified Montgomery's multiplication algorithm. [D] . Magadi, Anand Shivashankaraiah. 2002

机译：一种基于改进的蒙哥马利乘法算法的高速模块化乘法器体系结构。
6. An efficient method for generalized linear multiplicative programming problem with multiplicative constraints [O] . Yingfeng Zhao, Sanyang Liu -1

机译：具有乘法约束的广义线性乘法规划问题的一种有效方法。
7. Montgomery Modular Multiplication on Reconfigurable Hardware: Systolic versus Multiplexed Implementation [O] . Guilherme Perin, Daniel Gomes Mesquita, João Baptista Martins 2011

机译：可重新配置硬件上的Montgomery模块化乘法：收缩式与多路复用实现
8. Efficient Bit-Level, Word-Level, and Block-Level Systolic Arrays for Matrix-Matrix Multiplication [R] . De Groot, A. J. , Parker, S. R. , Johansson, E. M. 1988

机译：用于矩阵乘法的高效位级，字级和块级收缩阵列

New systolic modular multiplication architecture for efficient Montgomery multiplication

摘要

著录项

相似文献

相关主题

期刊订阅