首页> 美国政府科技报告 >Investigation of a Hybrid Wafer Scale Integration Technique that Mounts Discrete Integrated Circuit Die in a Silicon Substrate
【24h】

Investigation of a Hybrid Wafer Scale Integration Technique that Mounts Discrete Integrated Circuit Die in a Silicon Substrate

机译:一种在硅衬底中安装离散集成电路芯片的混合晶圆级集成技术研究

获取原文

摘要

This study investigates a hybrid method of Wafer Scale Integration (WSI) which involves mounting discrete integrated circuit die into etched wells of a silicon wafer substrate, aligning the top surfaces of both the die and the silicon substrate, planarizing the gap between the die and the substrate, applying a conformal, dielectric smoothing layer, and finally, interconnecting the die utilizing a thin-film metallization conductor pattern. The study establishes a fabrication process by which functional integrated circuit die can be close-mounted and reliably interconnected with relatively low-loss conductors. The study is composed of four phases. The first phase is the Wet Orientation Directed Etching (WODE) study which investigated the suitability of two silicon orientations and three etchants for creating the die wells in the support substrate. The second phase was the Die Attach Adhesive (DAA) study which investigated the performance of several hybrid circuit attachment adhesives for mounting the die in the wells of the substrate. The third phase involved the preparation of final samples for electrical performance evaluation.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号