首页> 外文会议>2013 IEEE Faible Tension Faible Consommation >Ultra-low voltage and high speed NP domino carry propagation chain
【24h】

Ultra-low voltage and high speed NP domino carry propagation chain

机译:超低压高速NP多米诺骨牌传播链

获取原文
获取原文并翻译 | 示例

摘要

In this paper, an Ultra Low Voltage NP domino logic style is presented to perform a 32 bit computation in a carry propagation chain. The presented logic style is targeted to operate at the supply voltages near the sub-threshold regime. Simulated results of 32-bit proposed carry chain compared to the conventional carry chain conclude that the proposed approach offers a superb improvement in terms of speed and EDP. The proposed carry chain has a relative delay and EDP of only 2.68% and 8% respectively compared to the conventional carry chain. The 32-bit ULV NP domino carry chain using 90nm TSMC CMOS process technology with a supply voltage of 300mV could be operated at a clock frequency of 50MHz.
机译:在本文中,提出了一种超低压NP多米诺骨牌逻辑样式,以在进位传播链中执行32位计算。提出的逻辑风格旨在在亚阈值范围附近的电源电压下工作。与传统进位链相比,32位提议的进位链的仿真结果得出结论,该提议的方法在速度和EDP方面提供了极好的改进。与常规进位链相比,提出的进位链的相对延迟和EDP分别仅为2.68%和8%。使用90nm TSMC CMOS工艺技术,电源电压为300mV的32位ULV NP多米诺骨牌运载链可以在50MHz的时钟频率下运行。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号